JAJSQ90 september 2020 TSB41BA3F-EP
PRODUCTION DATA
To request access to the bus, to read or write a PHY register, or to control arbitration acceleration, the LLC sends a serial bit stream on the LREQ terminal as shown in Figure 12-2.
The length of the stream varies depending on the type of request as shown in Table 12-3.
REQUEST TYPE | NUMBER OF BITS |
---|---|
Bus request | 7 or 8 |
Read register request | 9 |
Write register request | 17 |
Acceleration control request | 6 |
Regardless of the type of request, a start bit of 1 is required at the beginning of the stream, and a stop bit of 0 is required at the end of the stream. The second through fourth bits of the request stream indicate the type of the request. In the following descriptions, bit 0 is the most significant and is transmitted first in the request bit stream. The LREQ terminal is normally low.
Table 12-4 shows the encoding for the request type.
LR1–LR3 | NAME | DESCRIPTION |
---|---|---|
000 | ImmReq | Immediate bus request. On detection of idle, the PHY takes control of the bus immediately without arbitration. |
001 | IsoReq | Isochronous bus request. On detection of idle, the PHY arbitrates for the bus without waiting for a subaction gap. |
010 | PriReq | Priority bus request. The PHY arbitrates for the bus after a subaction gap, ignores the fair protocol. |
011 | FairReq | Fair bus request. The PHY arbitrates for the bus after a subaction gap, follows the fair protocol. |
100 | RdReg | The PHY returns the specified register contents through a status transfer. |
101 | WrReg | Write to the specified register |
110 | AccelCtl | Enable or disable asynchronous arbitration acceleration |
111 | Reserved | Reserved |
For a bus request, the length of the LREQ bit stream is 7 or 8 bits as shown in Table 12-5.
BIT(s) | NAME | DESCRIPTION |
---|---|---|
0 | Start bit | Indicates the beginning of the transfer (always 1) |
1–3 | Request type | Indicates the type of bus request. See Table 12-4. |
4–6 | Request speed | Indicates the speed at which the PHY sends the data for this request. See Table 12-6 for the encoding of this field. |
7 | Stop bit | Indicates the end of the transfer (always 0). If bit 6 is 0, then this bit can be omitted. |
Table 12-6 shows the 3-bit request speed field used in bus requests.
LR4–LR6 | DATA RATE |
---|---|
000 | S100 |
010 | S200 |
100 | S400 |
All Others | Invalid |
The TSB41BA3F-EP accepts a bus request with an invalid speed code and processes the bus request normally. However, during packet transmission for such a request, the TSB41BA3F-EP ignores any data presented by the LLC and transmits a null packet.
For a read register request, the length of the LREQ bit stream is 9 bits as shown in Table 12-7.
BIT(s) | NAME | DESCRIPTION |
---|---|---|
0 | Start bit | Indicates the beginning of the transfer (always 1) |
1–3 | Request type | A 100 indicates this is a read register request. |
4–7 | Address | Identifies the address of the PHY register to be read |
8 | Stop bit | Indicates the end of the transfer (always 0) |
For a write register request, the length of the LREQ bit stream is 17 bits as shown in Table 12-8.
BIT(s) | NAME | DESCRIPTION |
---|---|---|
0 | Start bit | Indicates the beginning of the transfer (always 1) |
1–3 | Request type | A 101 indicates this is a write register request. |
4–7 | Address | Identifies the address of the PHY register to be written to |
8–15 | Data | Gives the data that is to be written to the specified register address |
16 | Stop bit | Indicates the end of the transfer (always 0) |
For an acceleration control request, the length of the LREQ data stream is 6 bits as shown in Table 12-9.
BIT(s) | NAME | DESCRIPTION |
---|---|---|
0 | Start bit | Indicates the beginning of the transfer (always 1) |
1–3 | Request type | A 110 indicates this is an acceleration control request. |
4 | Control | Asynchronous period arbitration acceleration is enabled if 1 and disabled if 0 |
5 | Stop bIt | Indicates the end of the transfer (always 0) |
For fair or priority access, the LLC sends the bus request (FairReq or PriReq) at least one clock after the PHY-LLC interface becomes idle. If the CTL terminals are asserted to the receive state (10b) by the PHY, then any pending fair or priority request is lost (cleared). Additionally, the PHY ignores any fair or priority requests if the receive state is asserted while the LLC is sending the request. The LLC can then reissue the request one clock after the next interface idle.
The cycle master node uses a priority bus request (PriReq) to send a cycle start message. After receiving or transmitting a cycle start message, the LLC can issue an isochronous bus request (IsoReq). The PHY clears an isochronous request only when the serial bus has been won.
To send an acknowledge packet, the LLC must issue an immediate bus request (ImmReq) during the reception of the packet addressed to it. This is required in order to minimize the idle gap between the end of the received packet and the start of the transmitted acknowledge packet. As soon as the receive packet ends, the PHY immediately grants control of the bus to the LLC. The LLC sends an acknowledgment to the sender unless the header CRC of the received packet is corrupted. In this case, the LLC does not transmit an acknowledge, but instead cancels the transmit operation and releases the interface immediately; the LLC must not use this grant to send another type of packet. After the interface is released, the LLC can proceed with another request.
The LLC can make only one bus request at a time. Once the LLC issues any request for bus access (ImmReq, IsoReq, FairReq, or PriReq), it cannot issue another bus request until the PHY indicates that the bus request was lost (bus arbitration lost and another packet received), or won (bus arbitration won and the LLC granted control). The PHY ignores new bus requests while a previous bus request is pending. All bus requests are cleared on a bus reset.
For write register requests, the PHY loads the specified data into the addressed register as soon as the request transfer is complete. For read register requests, the PHY returns the contents of the addressed register to the LLC at the next opportunity through a status transfer. If a received packet interrupts the status transfer, then the PHY continues to attempt the transfer of the requested register until it is successful. A write or read register request can be made at any time, including while a bus request is pending. Once a read register request is made, the PHY ignores further read register requests until the register contents are successfully transferred to the LLC. A bus reset does not clear a pending read register request.
The TSB41BA3F-EP includes several arbitration acceleration enhancements, which allow the PHY to improve bus performance and throughput by reducing the number and length of interpacket gaps. These enhancements include autonomous (fly-by) isochronous packet concatenation, autonomous fair and priority packet concatenation onto acknowledge packets, and accelerated fair and priority request arbitration following acknowledge packets. The enhancements are enabled when the EAA bit in PHY register 5 is set.
The arbitration acceleration enhancements can interfere with the ability of the cycle master node to transmit the cycle start message under certain circumstances. The acceleration control request is therefore provided to allow the LLC temporarily to enable or disable the arbitration acceleration enhancements of the TSB41BA3F-EP during the asynchronous period. The LLC typically disables the enhancements when its internal cycle counter rolls over, indicating that a cycle-start message is imminent, and then re-enables the enhancements when it receives a cycle-start message. The acceleration control request can be made at any time and is immediately serviced by the PHY. Additionally, a bus reset or isochronous bus request causes the enhancements to be re-enabled, if the EAA bit is set.