SLVSI75 May   2026 DRV8218

ADVANCE INFORMATION  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Transient Current Capability
    7. 6.7 Timing Diagrams
    8. 6.8 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 External Components
    4. 7.4 Feature Description
      1. 7.4.1 Control Modes
        1. 7.4.1.1 PWM Control Mode (MODE = 0)
        2. 7.4.1.2 PH/EN Control Mode (MODE = 1)
        3. 7.4.1.3 Independent Half-Bridge Control Mode (MODE = Hi-Z)
      2. 7.4.2 Pin Diagrams
        1. 7.4.2.1 Logic-Level Inputs
        2. 7.4.2.2 Tri-Level Input
      3. 7.4.3 Protection Circuits
        1. 7.4.3.1 Supply Undervoltage Lockout (UVLO)
        2. 7.4.3.2 OUTx Overcurrent Protection (OCP)
        3. 7.4.3.3 Thermal Shutdown (TSD)
    5. 7.5 Device Functional Modes
      1. 7.5.1 Active Mode
      2. 7.5.2 Low-Power Sleep Mode
      3. 7.5.3 Fault Mode
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Full-Bridge Driving
        1. 8.2.1.1 Supply Voltage
        2. 8.2.1.2 Control Interface - Full Bridge
        3. 8.2.1.3 Low-Power Operation
        4. 8.2.1.4 Application Curves
      2. 8.2.2 Half-Bridge Driving
        1. 8.2.2.1 Control Interface
        2. 8.2.2.2 Low-Power Operation
        3. 8.2.2.3 Application Curves
      3. 8.2.3 Parallel Multiple Drivers
      4. 8.2.4 Dual-Coil Relay Driving
        1. 8.2.4.1 Control Interface
        2. 8.2.4.2 Low-Power Operation
        3. 8.2.4.3 Application Curves
      5. 8.2.5 Current Sense
        1. 8.2.5.1 Design Requirements
        2. 8.2.5.2 Detailed Design Procedure
          1. 8.2.5.2.1 Shunt Resistor Sizing
          2. 8.2.5.2.2 RC Filter
    3. 8.3 Current Capability and Thermal Performance
      1. 8.3.1 Power Dissipation and Output Current Capability
    4. 8.4 Power Supply Recommendations
      1. 8.4.1 Bulk Capacitance
    5. 8.5 Layout
      1. 8.5.1 Layout Guidelines
      2. 8.5.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Mechanical, Packaging, and Orderable Information

8.2.2.2 Low-Power Operation

Bringing VCC to 0V puts the DRV8218 to sleep in half-bridge mode. Section 7.5.2 describes how to enter low-power sleep mode in detail. When entering sleep mode, TI recommends setting all inputs as a logic low to minimize system power. To wake up the DRV8218 in half-bridge mode, bring VCC high, then set IN1 or IN2 high for longer than tWAKE before returning low or sending a PWM signal. Figure 8-18 and Figure 8-19 show this wake-up procedure.

Because of the decoupling capacitor on the VCC pin, TI recommends adding a resistor between the GPIO pin of the controller and the VCC pin as shown in Figure 8-8, Figure 8-9, and Figure 8-10. The purpose of this resistor is to protect the GPIO pin from large currents from the capacitor when switching the GPIO pin. However, this resistor must be sized appropriately to allow the operating current, IVCC, to flow into the VCC pin. Table 8-1 shows the design considerations for the RLIMIT resistor. VOL is the GPIO voltage when logic low, VOH is the GPIO voltage when logic high, and IOL is the maximum current that the GPIO can sink. The microcontroller data sheet specifies VOL, VOH and IOL for the GPIO pin.

Table 8-1 GPIO pin current limiting resistor design requirements
Design consideration Equation Example
Minimum resistance needed to protect GPIO pin. Here, VCap is the voltage on the capacitor when the GPIO pin switches from high to low. To simplify calculation and assume a worst-case condition, VCap is assumed to be equivalent to the controller supply voltage, VMCU. See Figure 8-11 for example circuit. RLimit ≥ (VCap - VOL) / IOL RLimit ≥ (3.3V - 0.3V) / 24mA = 125Ω
Keep the VCC pin voltage high enough so device does not go into undervoltage lockout. See Figure 8-12 for example circuit. VOH - (IVCC × RLimit) = VVCC ≥ 1.8V 3.0V - (3.6mA × 125Ω) = 2.55V ≥ 1.8V
DRV8218 GPIO current when switching output from logic high to logic lowFigure 8-11 GPIO current when switching output from logic high to logic low
DRV8218 GPIO current with logic high output when VVCC > VVMFigure 8-12 GPIO current with logic high output when VVCC > VVM

In cases where the specified GPIO current is too small, there are a few other options to put the device to sleep. One option is to parallel multiple GPIO to supply the appropriate current. A second option is to set MODE = IN1 = IN2 = 0 to put the device into the autosleep state. This requires the GPIO pin that controls MODE to be configured as an input during operation and an output low during sleep. A third option is to place a GPIO-controlled transistor between the supply and the VCC pin as shown in Figure 8-13.

DRV8218 GPIO with transistor Figure 8-13 GPIO with transistor

To minimize leakage current into the OUTx pins (especially in battery-powered applications), connect the load from OUTx to GND. As mentioned earlier, connecting the load from OUTx to VM is also possible, but there can be some small leakage current into OUTx when the outputs are disabled. No leakage current is expected if loads are connected in H-bridge configuration.