The CD74HC137, CD74HCT137, HC237, and CD74HCT237 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.
Both circuits have three binary select inputs (A0, A1 and A2) that can be latched by an active High Latch Enable (LE) signal to isolate the outputs from select-input changes. A "Low" LE makes the output transparent to the input and the circuit functions as a one-of-eight decoder. Two Output Enable inputs (OE\1 and OE0) are provided to simplify cascading and to facilitate demultiplexing. The demultiplexing function is accomplished by using the A0, A1, A2 inputs to select the desired output and using one of the other Output Enable inputs as the data input while holding the other Output Enable input in its active state. In the CD74HC137 and CD74HCT137 the selected output is a "Low"; in the HC237 and CD74HCT237 the selected output is a "High".
Data sheet acquired from Harris Semiconductor
|Part number||Order||Function||Technology Family||VCC (Min) (V)||VCC (Max) (V)||Channels (#)||Voltage (Nom) (V)||F @ nom voltage (Max) (MHz)||ICC @ nom voltage (Max) (mA)||tpd @ nom Voltage (Max) (ns)||Configuration||Type||IOL (Max) (mA)||IOH (Max) (mA)||Rating||Operating temperature range (C)||Package Group||Package size: mm2:W x L (PKG)||Bits (#)||Digital input leakage (Max) (uA)||ESD CDM (kV)||ESD HBM (kV)|
|28||0.08||36||3:8||Standard||5.2||-5.2||Catalog||-55 to 125||
PDIP | 16
SOIC | 16
SO | 16
TSSOP | 16
16PDIP: 181 mm2: 9.4 x 19.3 (PDIP | 16)
16SO: 80 mm2: 7.8 x 10.2 (SO | 16)
16SOIC: 59 mm2: 6 x 9.9 (SOIC | 16)
16TSSOP: 22 mm2: 4.4 x 5 (TSSOP | 16)
|CD54HC237||Samples not available||Decoder/Demultiplexer||HC||2||6||1||
|28||0.08||36||3:8||Standard||5.2/-5.2||Military||-55 to 125||CDIP | 16||16CDIP: 135 mm2: 6.92 x 19.56 (CDIP | 16)||8||5||0.75||2|