High Temperature 3V LVDS Differential Line Receiver
Product details
Parameters
Package | Pins | Size
Features
- –40°C to +125°C Temperature Range Operation
- Compatible With ANSI TIA/EIA-644-A Standard
- >400-Mbps (200-MHz) Switching Rates
- 100-ps Differential Skew (Typical)
- 3.5-ns Maximum Propagation Delay
- Integrated Line Termination Resistor (100 Ω Typical)
- Single 3.3-V Power Supply Design (2.7-V to 3.6-V Range)
- Power-Down High Impedance on LVDS Inputs
- LVDS Inputs Accept LVDS/CML/LVPECL Signals
- Pinout Simplifies PCB Layout
- Low Power Dissipation (10 mW Typical at 3.3-V Static)
- 5-Pin SOT-23 Package
All trademarks are the property of their respective owners.
Description
The DS90LT012AH is a single CMOS differential line receiver designed for applications requiring ultra-low power dissipation, low noise, and high data rates. The devices are designed to support data rates in excess of 400 Mbps (200 MHz) using Low Voltage Differential Swing (LVDS) technology
The DS90LT012AH accepts low voltage (350 mV typical) differential input signals and translates them to 3-V CMOS output levels. The DS90LT012AH includes an input line termination resistor for point-to-point applications.
The DS90LT012AH and companion LVDS line driver DS90LV011AH provide a new alternative to high power PECL/ECL devices for high-speed interface applications.
Same functionality and pinout but is not an equivalent to the compared device:
Technical documentation
| Type | Title | Date | |
|---|---|---|---|
| * | Datasheet | DS90LT012AH high temperature 3-V LVDS differential line receiver datasheet (Rev. B) | Jan. 10, 2019 |
| Application note | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | Aug. 03, 2018 | |
| Application note | An Overview of LVDS Technology | Oct. 05, 1998 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
Features
- DS90LV047A: Converts single-ended LVCMOS to differential LVDS
- DS90LV048A: Converts differential LVDS to single-ended LVCMOS
- Greater than 400-Mbps (200 MHz) switching rates
- Single-supply operation: 3.3 V
Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
CAD/CAE symbols
| Package | Pins | Download |
|---|---|---|
| SOT-23 (DBV) | 5 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.