400-Mbps LVDS single high-speed receiver
Product details
Parameters
Package | Pins | Size
Features
- Meets or Exceeds the ANSI TIA/EIA-644 Standard
- Designed for Signaling Rates1 up to:
- 630 Mbps for Drivers
- 400 Mbps for Receivers
- Operates From a 2.4-V to 3.6-V Supply
- Available in SOT-23 and SOIC Packages
- Bus-Terminal ESD Exceeds 9 kV
- Low-Voltage Differential Signaling With Typical Output
Voltages of 350 mV Into a 100-Ω Load - Propagation Delay Times
- 1.7-ns Typical Driver
- 2.5-ns Typical Receiver
- Power Dissipation at 200 MHz
- 25 mW Typical Driver
- 60 mW Typical Receiver
- LVDT Receiver Includes Line Termination
- Low Voltage TTL (LVTTL) Level Driver Input Is 5-V
Tolerant - Driver Is Output High-Impedance with VCC < 1.5 V
- Receiver Output and Inputs are High-Impedance With
VCC < 1.5 V - Receiver Open-Circuit Fail Safe
- Differential Input Voltage Threshold Less Than 100 mV
Description
The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247 mV into a 100-Ω load at signaling rates up to 630 Mbps for drivers and 400 Mbps for receivers.
When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.
The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | High-Speed Differential Line Driver/Receivers datasheet (Rev. L) | Jul. 28, 2014 |
Application note | LVDS to Improve EMC in Motor Drives | Sep. 27, 2018 | |
Application note | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | Aug. 03, 2018 | |
Application note | How to Terminate LVDS Connections with DC and AC Coupling | May 16, 2018 | |
Technical article | Get Connected: Differential signaling | Feb. 21, 2014 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
SOIC (D) | 8 | View options |
SOT-23 (DBV) | 5 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.