SN75173

ACTIVE

Quadruple Differential Line Receiver

Product details

Number of receivers 4 Number of transmitters 0 Supply voltage (nom) (V) 5 Signaling rate (max) (MBits) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 70000 Rating Catalog Operating temperature range (°C) 0 to 70
Number of receivers 4 Number of transmitters 0 Supply voltage (nom) (V) 5 Signaling rate (max) (MBits) 10 IEC 61000-4-2 contact (±V) None Fault protection (V) -10 to 15 Common-mode range (V) -7 to 12 Number of nodes 32 Isolated No Supply current (max) (µA) 70000 Rating Catalog Operating temperature range (°C) 0 to 70
PDIP (N) 16 181.42 mm² 19.3 x 9.4 SOIC (D) 16 59.4 mm² 9.9 x 6
  • Meet or exceed the requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU recommendations V.10, V.11, X.26, and X.27
  • Designed for multipoint bus transmission on long bus lines in noisy environments
  • 3-State outputs
  • Common-mode input voltage range of –12 V to 12 V
  • Input sensitivity: ±200 mV
  • Input hysteresis: 50 mV typical
  • High Input Impedance : 12 kΩ minimum
  • Operate from single 5-V supply
  • Low power requirements
  • Pin-to-pin replacement for AM26LS32
  • Meet or exceed the requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU recommendations V.10, V.11, X.26, and X.27
  • Designed for multipoint bus transmission on long bus lines in noisy environments
  • 3-State outputs
  • Common-mode input voltage range of –12 V to 12 V
  • Input sensitivity: ±200 mV
  • Input hysteresis: 50 mV typical
  • High Input Impedance : 12 kΩ minimum
  • Operate from single 5-V supply
  • Low power requirements
  • Pin-to-pin replacement for AM26LS32

The SN55173 and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of – 12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

The SN55173 is characterized over the full military temperature range of – 55°C to 125°C. The SN75173 is characterized for operation from 0°C to 70°C.

The SN55173 and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of – 12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

The SN55173 is characterized over the full military temperature range of – 55°C to 125°C. The SN75173 is characterized for operation from 0°C to 70°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SNx5173 Quadruple Differential Line Receivers datasheet (Rev. F) PDF | HTML 16 Oct 2023

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
PDIP (N) 16 View options
SOIC (D) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos