Home Interface I2C & I3C ICs I2C & I3C level shifters, buffers & hubs
Home
Interface
I2C & I3C ICs
I2C & I3C level shifters, buffers & hubs

TCA9617B

ACTIVE

2-bit level-translating 1-MHz I2C/SMBus buffer/repeater with powered-off high-impedance

Order now
Data sheet

TCA9617B

ACTIVE
Data sheet Order now

Product details

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 1 VCCA (min) (V) 0.8 VCCA (max) (V) 5.5 VCCB (min) (V) 2.2 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 1 VCCA (min) (V) 0.8 VCCA (max) (V) 5.5 VCCB (min) (V) 2.2 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
VSSOP (DGK) 8 14.7 mm² 3 x 4.9
  • Two-channel bidirectional I2C buffer
  • Support for standard mode, fast mode (400kHz), and fast mode+ (1MHz) I2C operation
  • Operating supply voltage range of 0.8V to 5.5V on A-side
  • Operating supply voltage range of 2.2V to 5.5V on B-side
  • Voltage-level translation from 0.8V to 5.5V and 2.2V to 5.5V
  • Footprint and function replacement for TCA9517
  • Active-high repeater-enable input
  • Open-drain I2C I/O
  • 5.5V Tolerant I2C and enable input support
  • Lockup-free operation
  • Powered-off high-impedance I2C bus pins
  • Support for clock stretching and multiple controller arbitration across the device
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 4000V Human-body model
    • 1500V Charged-device model
  • Two-channel bidirectional I2C buffer
  • Support for standard mode, fast mode (400kHz), and fast mode+ (1MHz) I2C operation
  • Operating supply voltage range of 0.8V to 5.5V on A-side
  • Operating supply voltage range of 2.2V to 5.5V on B-side
  • Voltage-level translation from 0.8V to 5.5V and 2.2V to 5.5V
  • Footprint and function replacement for TCA9517
  • Active-high repeater-enable input
  • Open-drain I2C I/O
  • 5.5V Tolerant I2C and enable input support
  • Lockup-free operation
  • Powered-off high-impedance I2C bus pins
  • Support for clock stretching and multiple controller arbitration across the device
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 4000V Human-body model
    • 1500V Charged-device model

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I2C bus and SMBus systems. The device provides bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages(2.2V to 5.5V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9617B buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, allowing two buses of 550pF to be connected in an I2C application. This device can also be used to separate two halves of a bus for voltage and capacitance.

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I2C bus and SMBus systems. The device provides bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages(2.2V to 5.5V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9617B buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, allowing two buses of 550pF to be connected in an I2C application. This device can also be used to separate two halves of a bus for voltage and capacitance.
filter Find other I2C & I3C level shifters, buffers & hubs
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet TCA9617B Level-Translating FM+ I2 C Bus Repeater datasheet (Rev. E) PDF | HTML 02 Oct 2024
Application note Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 03 Jul 2024
Application note Why, When, and How to use I2C Buffers 23 May 2018
Technical article Intro to I2C: what the Internet doesn’t tell you PDF | HTML 24 Nov 2016
Application note Choosing the Correct I2C Device for New Designs PDF | HTML 07 Sep 2016
Selection guide I2C Infographic Flyer 03 Dec 2015
Technical article How to simplify I2C tree when connecting multiple slaves to an I2C master PDF | HTML 15 Oct 2015
Application note Understanding the I2C Bus PDF | HTML 30 Jun 2015
Application note Maximum Clock Frequency of I2C Bus Using Repeaters 15 May 2015
Application note I2C Bus Pull-Up Resistor Calculation PDF | HTML 13 Feb 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

TCA9617B IBIS MODEL

SCPM039.ZIP (40 KB) - IBIS Model
Download
Design tool

I2C-DESIGNER — I2C designer tool

Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard (...)
Evaluate in the cloud
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
View Options
Package Pins CAD symbols, footprints & 3D models
VSSOP (DGK) 8 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos