Top

Product details

Parameters

Features Buffer, Enable Pin Frequency (Max) (kHz) 1000 VCCA (Min) (V) 0.8 VCCA (Max) (V) 5.5 VCCB (Min) (V) 2.2 VCCB (Max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other I2C level shifters, buffers & hubs

Package | Pins | Size

VSSOP (DGK) 8 15 mm² 3 x 4.9 open-in-new Find other I2C level shifters, buffers & hubs

Features

  • Two-Channel Bidirectional I2C Buffer
  • Support for Standard Mode, Fast Mode (400 kHz), and Fast Mode+ (1 MHz) I2C Operation
  • Operating Supply Voltage Range of 0.8 V to 5.5 V on A-Side
  • Operating Supply Voltage Range of 2.2 V to 5.5 V on B-Side
  • Voltage-Level Translation From 0.8 V to 5.5 V and 2.2 V to 5.5 V
  • Footprint and Function Replacement for TCA9517
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support
  • Lockup-Free Operation
  • Powered-Off High-Impedance I2C Bus Pins
  • Support for Clock Stretching and Multiple Master Arbitration Across The Device
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 4000-V Human-Body Model (A114-A)
    • 1500-V Charged-Device Model (C101)

All trademarks are the property of their respective owners.

open-in-new Find other I2C level shifters, buffers & hubs

Description

The TCA9617B is a BiCMOS dual bidirectional buffer intended for I2C bus and SMBus systems. It can provide bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8 V) and higher voltages (2.2 V to 5.5 V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9617B buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, allowing two buses of 550 pF to be connected in an I2C application. This device can also be used to isolate two halves of a bus for voltage and capacitance.

open-in-new Find other I2C level shifters, buffers & hubs
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 9
Type Title Date
* Datasheet TCA9617B Level-Translating FM+ I2C Bus Repeater datasheet (Rev. B) Dec. 05, 2018
Application notes Why, When, and How to use I2C Buffers May 23, 2018
Technical articles Intro to I2C: what the Internet doesn’t tell you Nov. 24, 2016
Application notes Choosing the Correct I2C Device for New Designs Sep. 07, 2016
Selection guides I2C Infographic Flyer Dec. 03, 2015
Technical articles How to simplify I2C tree when connecting multiple slaves to an I2C master Oct. 15, 2015
Application notes Understanding the I2C Bus Jun. 30, 2015
Application notes Maximum Clock Frequency of I2C Bus Using Repeaters May 15, 2015
Application notes I2C Bus Pull-Up Resistor Calculation Feb. 13, 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
149
Description
interface to access the I2C bus to communicate with the CDCI6214 as well as its control pins and the power supply. The edge-launch SMA-connectors enable measurements using 50 Ω equipment while the on-board termination allows to use high impedance probes. The flexible re-work options allow to (...)
Features
  • Ultra-low power operation
  • Single high-performance phase-locked-loop
  • Supports mixed power supply operation from 1.8 V to 3.3 V
  • Integrated EEPROM with two pages
  • General purpose inputs and outputs for individual output enable and  status signals
  • Output divider synchronization and digital delays

Design tools & simulation

SIMULATION MODELS Download
SCPM039.ZIP (40 KB) - IBIS Model
SIMULATION TOOLS Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SIMULATION TOOLS Download
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide
DESIGN TOOLS Download
I2C designer tool
I2C-DESIGNER — Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard with (...)
Features
  • GUI-based web application
  • Exportable designs
  • JSON file uploader
  • Bill of materials generator

CAD/CAE symbols

Package Pins Download
VSSOP (DGK) 8 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos