Home Interface UARTs

TL16C550C

ACTIVE
Order now

Single UART with 16-Byte FIFOs and Auto Flow Control

Data sheet
Top
Single UART with 16-Byte FIFOs and Auto Flow Control

TL16C550C

ACTIVE
Data sheet Order now

Product details

Parameters

Number of channels (#) 1 FIFOs (bytes) 16 Rx FIFO trigger levels (#) 4 Tx FIFO trigger levels (#) — Programmable FIFO trigger levels No CPU interface X86 Baud rate (max) at Vcc = 1.8 V & with 16X sampling (Mbps) — Baud rate (max) at Vcc = 2.5 V & with 16X sampling (Mbps) — Baud rate (max) at Vcc = 3.3 V & with 16X sampling (Mbps) 0.931 Baud rate (max) at Vcc = 5.0 V & with 16X sampling (Mbps) 1 Operating voltage (V) 3.3, 5 Auto RTS/CTS Yes Rating Catalog Operating temperature range (C) -40 to 85, 0 to 70 open-in-new Find other UARTs

Package | Pins | Size

LQFP (PT) 48 81 mm² 9 x 9 PLCC (FN) 44 307 mm² 17.53 x 17.53 TQFP (PFB) 48 81 mm² 9 x 9 open-in-new Find other UARTs
Download
Similar products you might be interested in
open-in-new Compare products
Same functionality and pinout but is not an equivalent to the compared device:
TL16C550D ACTIVE Asynchronous Communications Element With Autoflow Control This device has enhanced features: higher max data rate, 1.5Mbps & extended supply range, 2.5V to 5.0V.

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Datasheet TL16C550C Asynchronous Communications Element with Autoflow Control datasheet (Rev. I) Mar. 26, 2021
More literature UART Quick Reference Card (Rev. D) Apr. 09, 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODEL Download
SLLC216.ZIP (3 KB) - IBIS Model
SIMULATION MODEL Download
SLLC217.ZIP (3 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
View details
SIMULATION TOOL Download
SPICE-based analog simulation program
TINA-TI — TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
LQFP (PT) 48 View options
PLCC (FN) 44 View options
TQFP (PFB) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Training series

View all TI training and videos

Videos