TLK2711-SP

ACTIVE

Radiation tolerant 1.6 to 2.5-Gbps Class V transceiver

Product details

Protocols Space Rating Space Operating temperature range (°C) -55 to 125
Protocols Space Rating Space Operating temperature range (°C) -55 to 125
CFP (HFG) 68 195.1609 mm² 13.97 x 13.97
  • 1.6 to 2.5-Gbps (Gigabits Per Second) Serializer/Deserializer
  • Hot-Plug Protection
  • High-Performance 68-Pin Ceramic Quad Flat Pack Package (HFG)
  • Low-Power Operation
  • Programmable Preemphasis Levels on Serial Output
  • Interfaces to Backplane, Copper Cables, or Optical Converters
  • On-Chip 8-Bit/10-Bit Encoding/Decoding, Comma Detect
  • On-Chip PLL Provides Clock Synthesis From Low-Speed Reference
  • Low Power: < 500 mW
  • 3-V Tolerance on Parallel Data Input Signals
  • 16-Bit Parallel TTL-Compatible Data Interface
  • Ideal for High-Speed Backplane Interconnect and Point-to-Point Data Link
  • Military Temperature Range (–55°C to 125°C Tcase)
  • Loss of Signal (LOS) Detection
  • Integrated 50-Ω Termination Resistors on RX
  • Engineering Evaluation (/EM) Samples are Available (1)

(1)These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in, and so forth) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.

  • 1.6 to 2.5-Gbps (Gigabits Per Second) Serializer/Deserializer
  • Hot-Plug Protection
  • High-Performance 68-Pin Ceramic Quad Flat Pack Package (HFG)
  • Low-Power Operation
  • Programmable Preemphasis Levels on Serial Output
  • Interfaces to Backplane, Copper Cables, or Optical Converters
  • On-Chip 8-Bit/10-Bit Encoding/Decoding, Comma Detect
  • On-Chip PLL Provides Clock Synthesis From Low-Speed Reference
  • Low Power: < 500 mW
  • 3-V Tolerance on Parallel Data Input Signals
  • 16-Bit Parallel TTL-Compatible Data Interface
  • Ideal for High-Speed Backplane Interconnect and Point-to-Point Data Link
  • Military Temperature Range (–55°C to 125°C Tcase)
  • Loss of Signal (LOS) Detection
  • Integrated 50-Ω Termination Resistors on RX
  • Engineering Evaluation (/EM) Samples are Available (1)

(1)These units are intended for engineering evaluation only. They are processed to a non-compliant flow (for example, no burn-in, and so forth) and are tested to temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted for performance on full MIL specified temperature range of –55°C to 125°C or operating life.

The TLK2711-SP is a member of the WizardLink transceiver family of multigigabit transceivers, intended for use in ultra-high-speed bidirectional point-to-point data transmission systems. The TLK2711-SP supports an effective serial interface speed of 1.6 Gbps to 2.5 Gbps, providing up to
2 Gbps of data bandwidth.

The primary application of the TLK2711-SP is to provide high-speed I/O data channels for point-to-point baseband data transmission over controlled impedance media of approximately 50 Ω. The transmission media can be printed circuit board, copper cables, or fiber-optic cable. The maximum rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

This device can also be used to replace parallel data transmission architectures by providing a reduction in the number of traces, connector pins, and transmit/receive pins. Parallel data loaded into the transmitter is delivered to the receiver over a serial channel, which can be a coaxial copper cable, a controlled impedance backplane, or an optical link. It is then reconstructed into its original parallel format. It offers significant power and cost savings over parallel solutions, as well as scalability for higher data rates in the future.

The TLK2711-SP performs parallel-to-serial and serial-to-parallel data conversion. The clock extraction functions as a physical layer (PHY) interface device. The serial transceiver interface operates at a maximum speed of 2.5 Gbps. The transmitter latches 16-bit parallel data at a rate based on the supplied reference clock (TXCLK). The 16-bit parallel data is internally encoded into 20 bits using an 8-bit/10-bit (8b/10b) encoding format. The resulting 20-bit word is then transmitted differentially at 20× the reference clock (TXCLK) rate. The receiver section performs the serial-to-parallel conversion on the input data, synchronizing the resulting 20-bit wide parallel data to the recovered clock (RXCLK). It then decodes the 20-bit wide data using the 8-bit/10-bit decoding format resulting in 16 bits of parallel data at the receive data pins (RXD0–RXD15). The outcome is an effective data payload of 1.28 to 2 Gbps (16 bits data × the frequency).

The TLK2711-SP is available in a 68-pin ceramic nonconductive tie-bar package (HFG).

The TLK2711-SP provides an internal loopback capability for self-test purposes. Serial data from the serializer is passed directly to the deserializer, providing the protocol device with a functional self-check of the physical interface.

The TLK2711-SP has a LOS detection circuit for conditions where the incoming signal no longer has a sufficient voltage amplitude to keep the clock recovery circuit in lock.

The TLK2711-SP allows users to implement redundant ports by connecting receive data bus pins from two TLK2711-SP devices together. Asserting the LCKREFN to a low state causes the receive data bus pins (RXD0 - RXD15, RXCLK, RKLSB, and RKMSB) to go to a high-impedance state if device is enabled (ENABLE = H). This places the device in a transmit-only mode, because the receiver is not tracking the data. LCKREFN must be de-asserted to a high state during power-on reset (see Power-On Reset section). If the device is disabled (ENABLE = L), then RKMSB will output the status of the LOS detector (active low = LOS ). All other receive outputs will remain high-impedance.

The TLK2711-SP I/Os are 3-V compatible. The TLK2711-SP is characterized for operation from –55°C to 125°C Tcase.

The TLK2711-SP is designed to be hot-plug capable. An on-chip power-on reset circuit holds the RXCLK low, and goes to high impedance on the parallel-side output signal pins, as well as TXP and TXN during power up.

The TLK2711-SP is a member of the WizardLink transceiver family of multigigabit transceivers, intended for use in ultra-high-speed bidirectional point-to-point data transmission systems. The TLK2711-SP supports an effective serial interface speed of 1.6 Gbps to 2.5 Gbps, providing up to
2 Gbps of data bandwidth.

The primary application of the TLK2711-SP is to provide high-speed I/O data channels for point-to-point baseband data transmission over controlled impedance media of approximately 50 Ω. The transmission media can be printed circuit board, copper cables, or fiber-optic cable. The maximum rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

This device can also be used to replace parallel data transmission architectures by providing a reduction in the number of traces, connector pins, and transmit/receive pins. Parallel data loaded into the transmitter is delivered to the receiver over a serial channel, which can be a coaxial copper cable, a controlled impedance backplane, or an optical link. It is then reconstructed into its original parallel format. It offers significant power and cost savings over parallel solutions, as well as scalability for higher data rates in the future.

The TLK2711-SP performs parallel-to-serial and serial-to-parallel data conversion. The clock extraction functions as a physical layer (PHY) interface device. The serial transceiver interface operates at a maximum speed of 2.5 Gbps. The transmitter latches 16-bit parallel data at a rate based on the supplied reference clock (TXCLK). The 16-bit parallel data is internally encoded into 20 bits using an 8-bit/10-bit (8b/10b) encoding format. The resulting 20-bit word is then transmitted differentially at 20× the reference clock (TXCLK) rate. The receiver section performs the serial-to-parallel conversion on the input data, synchronizing the resulting 20-bit wide parallel data to the recovered clock (RXCLK). It then decodes the 20-bit wide data using the 8-bit/10-bit decoding format resulting in 16 bits of parallel data at the receive data pins (RXD0–RXD15). The outcome is an effective data payload of 1.28 to 2 Gbps (16 bits data × the frequency).

The TLK2711-SP is available in a 68-pin ceramic nonconductive tie-bar package (HFG).

The TLK2711-SP provides an internal loopback capability for self-test purposes. Serial data from the serializer is passed directly to the deserializer, providing the protocol device with a functional self-check of the physical interface.

The TLK2711-SP has a LOS detection circuit for conditions where the incoming signal no longer has a sufficient voltage amplitude to keep the clock recovery circuit in lock.

The TLK2711-SP allows users to implement redundant ports by connecting receive data bus pins from two TLK2711-SP devices together. Asserting the LCKREFN to a low state causes the receive data bus pins (RXD0 - RXD15, RXCLK, RKLSB, and RKMSB) to go to a high-impedance state if device is enabled (ENABLE = H). This places the device in a transmit-only mode, because the receiver is not tracking the data. LCKREFN must be de-asserted to a high state during power-on reset (see Power-On Reset section). If the device is disabled (ENABLE = L), then RKMSB will output the status of the LOS detector (active low = LOS ). All other receive outputs will remain high-impedance.

The TLK2711-SP I/Os are 3-V compatible. The TLK2711-SP is characterized for operation from –55°C to 125°C Tcase.

The TLK2711-SP is designed to be hot-plug capable. An on-chip power-on reset circuit holds the RXCLK low, and goes to high impedance on the parallel-side output signal pins, as well as TXP and TXN during power up.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 14
Type Title Date
* Data sheet TLK2711-SP 1.6-Gbps to 2.5-Gbps Class V Transceiver datasheet (Rev. P) PDF | HTML 19 Feb 2018
* SMD TLK2711-SP SMD 5962-05221 08 Jul 2016
* Radiation & reliability report TLK2711 Radiation Test Report 31 Mar 2015
* Radiation & reliability report TLK2711 TID and SEE Report 31 Mar 2015
* Radiation & reliability report TLK2711-SP SEE Report 31 Mar 2015
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 31 Aug 2023
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 17 Nov 2022
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 19 Oct 2022
Selection guide TI Space Products (Rev. I) 03 Mar 2022
E-book Radiation Handbook for Electronics (Rev. A) 21 May 2019
White paper TLK2711-SP Unpowered Receiver Stress Evaluation 27 Feb 2018
Technical article 7 things to know about spacecraft subsystems before your next trip to Mars PDF | HTML 06 Jul 2016
EVM User's guide TLK2711 Serdes EVM Kit Setup and Usage (Rev. A) 10 Aug 2012
Application note Using the TLK2711-SP with Minimal Protocol (Rev. A) 15 Aug 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TLK2711EVM-CVAL — TLK2711EVM-CVAL SerDes Evaluation Module Board

The Texas Instruments TLK2711 serdes evaluation module (EVM) board is used to evaluate the TLK2711 device for point-to-point data transmission applications. The board enables the designer to connect 50-W parallel buses to both transmitter and receiver connectors. The TLK2711, using high speed PLL (...)

User guide: PDF
Not available on TI.com
Simulation model

TLK2711-SP IBIS MODEL

SLYM079.ZIP (25 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
CFP (HFG) 68 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos