The TPS312x family of voltage supervisory circuits provides voltage monitoring down to 1.2V rails and timing supervision, primarily for DSP and processor-based systems. All devices in the family monitor the power rail and assert RESET output when the power rail is under the threshold voltage target (VIT-). The threshold voltage is programmed into the device to minimize external components. Built-in hysteresis prevents false triggering. The RESET output is not valid for supply voltage (VDD) under 0.9V. The TPS312x family includes devices with active high output for use as disable during malfunction and active-low outputs for most systems where high output indicates properly functioning system.
The TPS3123/3124/3128 also include the watchdog timer functionality to monitor timely digital pulses from the processor and issue an alert if the expected pulse does not arrive on time due to potential software freeze or hang. Such integration of supply rail monitoring and the watch dog timer feature is very helpful in always on systems, such as Factory Automation and Communications Infrastructure.
In addition the TPS3123/5/6/8 devices incorporate a manual reset input, MR, to force RESET triggered by an event unrelated to the voltage rail monitoring of the pulses monitored by the watch dog timer. A low level at MR causes RESET to become active. The TPS3124 devices do not have the input MR, but include a high-level output RESET same as the TPS3125 and TPS3126 devices.
All devices in the family are available in a 5-pin SOT23-5 package and are characterized for operation over a temperature range of –40°C to +85°C.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | TPS3123 Ultra-Low Voltage Processor Supervisory Circuits datasheet (Rev. H) | PDF | HTML | Mar 21, 2025 |
| E-book | Voltage Supervisor and Reset ICs: Tips, Tricks and Basics | Jun 28, 2019 | ||
| Test report | TIDA-00352 Test Results | Dec 11, 2014 | ||
| Test report | TIDA-00309 Test Results | Nov 17, 2014 | ||
| Application note | Video Aggregation HD-SDI Interface Application Sheet | Oct 1, 2014 | ||
| Application note | Video Aggregation – Display Port Interface Application Sheet | Dec 16, 2013 |
For additional terms or required resources, click any title below to view the detail page where available.
This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
This verified reference design is a complete four channel SDI aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous HD-SDI sources together into one 5.94 Gbps serial link. The serial data is transferred via copper or optical fiber where a second TLK10022 is (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.