Top

Product details

Parameters

Number of channels (#) 2 Isolation rating (Vrms) 3750 Power switch MOSFET, IGBT Peak output current (A) 6 DIN V VDE V 0884-10 transient overvoltage rating (Vpk) 6250 DIN V VDE V 0884-10 working voltage (Vpk) 2121 Enable/disable function DISABLE Output VCC/VDD (Max) (V) 25 Output VCC/VDD (Min) (V) 9.2 Input VCC (Min) (V) 3 Input VCC (Max) (V) 18 Operating temperature range (C) -40 to 125 open-in-new Find other Isolated gate drivers

Package | Pins | Size

SOIC (DWK) 14 77 mm² 10.3 x 7.5 open-in-new Find other Isolated gate drivers

Features

  • 4-A peak source, 6-A peak sink output
  • 3-V to 18-V input VCCI range to interface with both digital and analog controllers
  • Up to 25-V VDD output drive supply
  • Switching parameters:
    • 19-ns typical propagation delay
    • 10-ns minimum pulse width
    • 5-ns maximum delay matching
    • 6-ns maximum pulse-width distortion
  • Common-mode transient immunity (CMTI) greater than 100 V/ns
  • Universal: dual low-side, dual high-side or half-bridge driver
  • Programmable overlap and dead time
  • Wide Body SOIC-14 (DWK) Package
    • 3.3mm spacing between driver channels
  • Operating temperature range –40 to +125°C
  • Surge immunity up to 12.8 kV
  • Isolation barrier life >40 years
  • TTL and CMOS compatible inputs
  • Rejects input pulses and noise transients shorter than 5 ns
  • Fast disable for power sequencing
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results
    • Device temperature grade 1
    • Device HBM ESD classification level H2
    • Device CDM ESD classification level C6

All trademarks are the property of their respective owners.

open-in-new Find other Isolated gate drivers

Description

The UCC21320-Q1 is an isolated dual-channel gate drivers with 4-A source and 6-A sink peak current. It is designed to drive power MOSFETs, IGBTs, and SiC MOSFETs up to 5-MHz with best-in-class propagation delay and pulse-width distortion.

The input side is isolated from the two output drivers by a 3.75-kVRMS basic isolation barrier, with a minimum of 100-V/ns common-mode transient immunity (CMTI). Internal functional isolation between the two secondary-side drivers allows a working voltage of up to 1500 VDC.

Every driver can be configured as two low-side drivers, two high-side drivers, or a half-bridge driver with programmable dead time (DT). A disable pin shuts down both outputs simultaneously, and allows normal operation when left open or grounded. As a fail-safe measure, primary-side logic failures force both outputs low.

Each device accepts VDD supply voltages up to 25 V. A wide input VCCI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All supply voltage pins have under voltage lock-out (UVLO) protection.

With all these advanced features, the UCC21320-Q1 enables high efficiency, high power density, and robustness.

open-in-new Find other Isolated gate drivers
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 6
Type Title Date
* Datasheet UCC21320-Q1 4-A, 6-A, 3.75-kVRMS Isolated Dual-Channel Gate Driver for Automotive datasheet Aug. 28, 2019
User guides UCC21520EVM-286, UCC20520EVM- 286, UCC21521CEVM-286, and UCC21530EVM-286 Guide (Rev. B) Nov. 27, 2018
Technical articles How to achieve higher system robustness in DC drives, part 3: minimum input pulse Sep. 19, 2018
Technical articles How to achieve higher system robustness in DC drives, part 2: interlock and deadtime May 30, 2018
Technical articles Boosting efficiency for your solar inverter designs May 24, 2018
Technical articles How to achieve higher system robustness in DC drives, part 1: negative voltage Apr. 17, 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION TOOLS Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
SOIC (DWK) 14 View options

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos