SN74AUP1T34

AKTIV

Unidirektionaler 1-Bit-Spannungspegelumsetzer

Produktdetails

Technology family AUP1T Applications GPIO Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.6 High input voltage (max) (V) 3.6 Vout (min) (V) 0 Vout (max) (V) 3.6 Data rate (max) (Mbps) 200 IOH (max) (mA) -6 IOL (max) (mA) -6 Supply current (max) (µA) 3.6 Features 1, 1.45, 4.2 Input type Schmitt-Trigger, Standard CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AUP1T Applications GPIO Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.6 High input voltage (max) (V) 3.6 Vout (min) (V) 0 Vout (max) (V) 3.6 Data rate (max) (Mbps) 200 IOH (max) (mA) -6 IOL (max) (mA) -6 Supply current (max) (µA) 3.6 Features 1, 1.45, 4.2 Input type Schmitt-Trigger, Standard CMOS Output type Balanced CMOS, Push-Pull Rating Catalog Operating temperature range (°C) -40 to 85
SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1 USON (DRY) 6 1.45 mm² 1.45 x 1 X2SON (DSF) 6 1 mm² 1 x 1
  • Wide Operating VCC Range of 0.9 V to 3.6 V
  • Balanced Propagation Delays: tPLH = tPHL (1.8-V to 3.3-V Translation Typical)
  • Low Static-Power Consumption: Maximum of 5-µA ICC
  • ±6-mA Output Drive at 3 V
  • Ioff Supports Partial Power-Down-Mode Operation
  • VCC Isolation Feature – If VCCA Input Is at GND, B Port Is in the High-Impedance state
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
  • ESD Protection Exceeds JESD 22
  • 5000-V Human-Body Model (A114-A)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • Wide Operating VCC Range of 0.9 V to 3.6 V
  • Balanced Propagation Delays: tPLH = tPHL (1.8-V to 3.3-V Translation Typical)
  • Low Static-Power Consumption: Maximum of 5-µA ICC
  • ±6-mA Output Drive at 3 V
  • Ioff Supports Partial Power-Down-Mode Operation
  • VCC Isolation Feature – If VCCA Input Is at GND, B Port Is in the High-Impedance state
  • Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
  • ESD Protection Exceeds JESD 22
  • 5000-V Human-Body Model (A114-A)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

The SN74AUP1T34 device is a 1-bit noninverting translator that uses two separate configurable power-supply rails. It is a uni-directional translator from A to B. The A port is designed to track VCCA. VCCA accepts supply voltages from 0.9 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts supply voltages from 0.9 V to 3.6 V. This allows for low-voltage translation between 1-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes. The SN74AUP1T34 is also fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if VCCA input is at GND, the B port is in the high-impedance state. If VCCB input is at GND, any input to the A side does not cause the leakage current even floating.

The SN74AUP1T34 device is a 1-bit noninverting translator that uses two separate configurable power-supply rails. It is a uni-directional translator from A to B. The A port is designed to track VCCA. VCCA accepts supply voltages from 0.9 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts supply voltages from 0.9 V to 3.6 V. This allows for low-voltage translation between 1-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes. The SN74AUP1T34 is also fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature ensures that if VCCA input is at GND, the B port is in the high-impedance state. If VCCB input is at GND, any input to the A side does not cause the leakage current even floating.

Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

Gleiche Funktionalität, gleiche Pinbelegung wie verglichener Baustein
SN74LV1T34 AKTIV PUFFER-Logikpegelumsetzer für Einfachstromversorgung (keine Aktivierung) Similar product with higher voltage operating range

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Typ Titel Datum
* Data sheet SN74AUP1T34 1-Bit Unidirectional Voltage-Level Translator datasheet (Rev. F) PDF | HTML 20 Apr 2018
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

5-8-LOGIC-EVM — Generisches Logik-Evaluierungsmodul für 5- bis 8-polige DCK-, DCT-, DCU-, DRL- und DBV-Gehäuse

Flexibles EVM zur Unterstützung aller Geräte mit 5- bis 8-poligem DCK-, DCT-, DCU-, DRL- oder DBV-Gehäuse.
Benutzerhandbuch: PDF
Simulationsmodell

SN74AUP1T34 IBIS Model

SCEM554.ZIP (43 KB) - IBIS Model
Gehäuse Pins Herunterladen
SOT-SC70 (DCK) 5 Optionen anzeigen
USON (DRY) 6 Optionen anzeigen
X2SON (DSF) 6 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos