Produktdetails

Configuration 2:1 SPDT Number of channels 12 Power supply voltage - single (V) 5 Protocols Analog Ron (typ) (Ω) 3 ON-state leakage current (max) (µA) 5 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Features Break-before-make Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
Configuration 2:1 SPDT Number of channels 12 Power supply voltage - single (V) 5 Protocols Analog Ron (typ) (Ω) 3 ON-state leakage current (max) (µA) 5 Bandwidth (MHz) 200 Operating temperature range (°C) -40 to 85 Features Break-before-make Input/output continuous current (max) (mA) 128 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
SSOP (DL) 56 190.647 mm² 18.42 x 10.35 TSSOP (DGG) 56 113.4 mm² 14 x 8.1 TVSOP (DGV) 56 72.32 mm² 11.3 x 6.4
  • Member of Texas Instruments' WidebusTM Family
  • 4- Switch Connection Between Two Ports
  • TTL-Compatible Control Input Levels
  • Make-Before-Break Feature
  • Internal 500- Pulldown Resistors to Ground
  • Latch-Up Performance Exceeds 250 mA Per JESD 17

    Widebus is a trademark of Texas Instruments.

  • Member of Texas Instruments' WidebusTM Family
  • 4- Switch Connection Between Two Ports
  • TTL-Compatible Control Input Levels
  • Make-Before-Break Feature
  • Internal 500- Pulldown Resistors to Ground
  • Latch-Up Performance Exceeds 250 mA Per JESD 17

    Widebus is a trademark of Texas Instruments.

The SN74CBT16292 is a 12-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

When the select (S) input is low, port A is connected to port B1, and RINT is connected to port B2. When S is high, port A is connected to port B2, and RINT is connected to port B1.

The SN74CBT16292 is a 12-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

When the select (S) input is low, port A is connected to port B1, and RINT is connected to port B2. When S is high, port A is connected to port B2, and RINT is connected to port B1.

Herunterladen

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Typ Titel Datum
* Data sheet 12-Bit 1-of-2 FET Multiplexer/Demultiplexer With Internal Pulldown Resistors datasheet (Rev. E) 23 Okt 2000

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort