Detalles del producto

Function Zero-delay Additive RMS jitter (typ) (fs) 65 Output frequency (max) (MHz) 220 Number of outputs 4 Output supply voltage (V) 1.7 Core supply voltage (V) 2.5 Output skew (ps) 40 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
Function Zero-delay Additive RMS jitter (typ) (fs) 65 Output frequency (max) (MHz) 220 Number of outputs 4 Output supply voltage (V) 1.7 Core supply voltage (V) 2.5 Output skew (ps) 40 Features Spread spectrum clocking (SSC) Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVTTL Input type LVTTL
TSSOP (PW) 28 62.08 mm² 9.7 x 6.4
  • Spread-Spectrum Clock Compatible
  • Operating Frequency: 60 MHz to 220 MHz
  • Low Jitter (Cycle-Cycle): ±60 ps (±40 ps at 200 MHz)
  • Low Static Phase Offset: ±50 ps
  • Low Jitter (Period): ±60 ps (±30 ps at 200 MHz)
  • 1-to-4 Differential Clock Distribution (SSTL2)
  • Best in Class for VOX = VDD/2 ±0.1 V
  • Operates From Dual 2.6-V or 2.5-V Supplies
  • Available in a 28-Pin TSSOP Package
  • Consumes < 100-µA Quiescent Current
  • External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
  • Meets/Exceeds JEDEC Standard (JESD82-1) For DDRI-200/266/333 Specification
  • Meets/Exceeds Proposed DDRI-400 Specification (JESD82-1A)
  • Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
  • APPLICATIONS
    • DDR Memory Modules (DDR400/333/266/200)
    • Zero-Delay Fan-Out Buffer

  • Spread-Spectrum Clock Compatible
  • Operating Frequency: 60 MHz to 220 MHz
  • Low Jitter (Cycle-Cycle): ±60 ps (±40 ps at 200 MHz)
  • Low Static Phase Offset: ±50 ps
  • Low Jitter (Period): ±60 ps (±30 ps at 200 MHz)
  • 1-to-4 Differential Clock Distribution (SSTL2)
  • Best in Class for VOX = VDD/2 ±0.1 V
  • Operates From Dual 2.6-V or 2.5-V Supplies
  • Available in a 28-Pin TSSOP Package
  • Consumes < 100-µA Quiescent Current
  • External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
  • Meets/Exceeds JEDEC Standard (JESD82-1) For DDRI-200/266/333 Specification
  • Meets/Exceeds Proposed DDRI-400 Specification (JESD82-1A)
  • Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low
  • APPLICATIONS
    • DDR Memory Modules (DDR400/333/266/200)
    • Zero-Delay Fan-Out Buffer

The CDCVF855 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair (CLK, CLK) to 4 differential pairs of clock outputs (Y[0:3], Y[0:3]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog power input (AVDD). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency-detection circuit detects the low-frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF855 is also able to track spread-spectrum clocking for reduced EMI.

Because the CDCVF855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF855 is characterized for both commercial and industrial temperature ranges.

The CDCVF855 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair (CLK, CLK) to 4 differential pairs of clock outputs (Y[0:3], Y[0:3]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog power input (AVDD). When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency-detection circuit detects the low-frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When AVDD is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF855 is also able to track spread-spectrum clocking for reduced EMI.

Because the CDCVF855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF855 is characterized for both commercial and industrial temperature ranges.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet 1.5-V Phase-Lock Loop Clock Driver datasheet (Rev. A) 03 may 2007

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TSSOP (PW) 28 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos