The SN74LVC8T245 is an eight bit non-inverting bus transceiver with configurable dual power supply rails that enables bidirectional voltage level translation. The SN74LVC8T245 is optimized to operate with VCCA and VCCB set at 1.65V to 5.5V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65V to 5.5V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V, and 5.5V voltage nodes.
The SN74LVC8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated.
The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature is designed so that if either VCC input is at GND, then all outputs are in the high-impedance state. To put the device in the high-impedance state during power up or power down, tie OE to VCC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.
The SN74LVC8T245 is designed so that the control pins (DIR and OE) are supplied by VCCA.
| Documentación principal | Tipo | Título | Opciones de formato | Descargar la versión más reciente en inglés | Fecha |
|---|---|---|---|---|---|
| * | Hoja de datos | SN74LVC8T245 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs datasheet (Rev. D) | PDF | HTML | 29/05/2026 | |
| Nota sobre la aplicación | Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators | PDF | HTML | 2/10/2024 | ||
| Nota sobre la aplicación | Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators | PDF | HTML | 12/07/2024 | ||
| Nota sobre la aplicación | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 3/07/2024 | ||
| Guía de selección | Voltage Translation Buying Guide (Rev. A) | 15/04/2021 | |||
| Nota sobre la aplicación | Designing with SN74LVCXT245 and SN74LVCHXT245 Family of Direction Controlled | 27/10/2015 |
Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.
El módulo de evaluación (EVM) 14-24-LOGIC-EVM está diseñado para admitir cualquier dispositivo lógico que se encuentre en un encapsulado D, DW, DB, NS, PW, DYY o DGV de 14 a 24 pines.
El 14-24-NL-LOGIC-EVM es un módulo de evaluación flexible (EVM) diseñado para admitir cualquier dispositivo lógico o de traducción que tenga un encapsulado BQA, BQB, RGY, RSV, RJW o RHL de 14 a 24 pines.
El módulo de evaluación genérico está diseñado para admitir dispositivos de conversión controlados por dirección de semiconductor de óxido metálico complementario de baja tensión y AVC de uno, dos, cuatro y ocho canales. También es compatible con la retención de bus y los dispositivos de automoción (...)
Implementation of BiSS C Master protocol on Industrial Communication Sub-System (PRU-ICSS). The design provides full documentation and source code for Programmable Realtime Unit (PRU).
This reference design implements hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The platform also allows you to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables designs with a low (...)
Este diseño de referencia implementa el protocolo maestro HIPERFACE DSL en el subsistema de comunicación industrial (PRU-ICSS). La interfaz de dos cables permite integrar los cables de retroalimentación de posición dentro del cable del motor. Consiste en el firmware PRU-ICSS de la familia AM437x y (...)
TI’s high performance ARM® Cortex®-A15 based AM57x processors also integrate C66x DSPs. These DSPs were designed to handle high signal and data processing tasks that are often required by industrial, automotive and financial applications. The AM57x OpenCL implementation makes it easy (...)
This is a reference design based on the AM57x processor and companion TPS659037 power management integrated circuit (PMIC). This design specifically highlights important power and thermal design considerations and techniques for systems designed with AM57x and TPS659037. It includes (...)
This reference design implements EnDat 2.2 Master protocol stack and hardware interface based on HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The design is composed of EnDat 2.2 Master protocol stack, half-duplex communications using RS-485 transceivers and the line termination (...)
Se trata de un diseño de referencia para la comunicación industrial en procesadores Sitara™ con unidad programable en tiempo real y subsistema de comunicación industrial (PRU-ICSS). En este diseño se describe la compatibilidad con la interfaz maestra de codificador de posición digital (...)
| Encapsulado | Pines | Símbolos CAD, huellas y modelos 3D |
|---|---|---|
| TSSOP (PW) | 24 | Ultra Librarian |
| SSOP (DBQ) | 24 | Ultra Librarian |
| SSOP (DB) | 24 | Ultra Librarian |
| VQFN (RHL) | 24 | Ultra Librarian |
| SOIC (DW) | 24 | Ultra Librarian |
| SOP (NS) | 24 | Ultra Librarian |
| TVSOP (DGV) | 24 | Ultra Librarian |
El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.
Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI.