SN65DSI86-Q1

활성

오토모티브 MIPI® DSI 브리지-eDP

지금 주문하기

데이터 시트

document-pdfAcrobat SN65DSIx6-Q1 MIPI® DSI to eDP™ Bridge datasheet (Rev. A) (영어) PDF | HTML

SN65DSI86-Q1

활성

데이터 시트

지금 주문하기

제품 상세 정보

Type

Bridge

Protocols

MIPI DSI, eDP

Rating

Automotive

Speed (max) (Gbpp)

12

Operating temperature range (°C)

-40 to 85

Type

Bridge

Protocols

MIPI DSI, eDP

Rating

Automotive

Speed (max) (Gbpp)

12

Operating temperature range (°C)

-40 to 85

HTQFP (PAP)

64

144 mm² (12 mm × 12 mm)

Embedded DisplayPort (eDP) 1.4 Compliant
Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR),
2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24
Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2).
Implements MIPI^® D-PHY Version 1.1 Physical
Layer Front-End and Display Serial Interface (DSI)
Version 1.02.00
Dual-Channel DSI Receiver Configurable for One,
Two, Three, or Four D-PHY Data Lanes Per
Channel Operating up to 1.5 Gbps Per Lane
Supports 18 bpp and 24 bpp DSI Video Packets
With RGB666 and RGB888 Formats
Suitable for 60 fps 4K 4096 × 2304 Resolution at
18 bpp Color, and WUXGA 1920 × 1200
Resolution with 3D Graphics at 60 fps (120 fps
Equivalent)
MIPI Front-End Configurable for Single-Channel
or Dual-Channel DSI Configuration
Supports Dual-Channel DSI Odd, Even and Left,
Right Operating Modes
1.2-V Main VCC Power Supply and 1.8-V Supply
for Digital I/Os
Low-Power Features Include Panel Refresh and
MIPI Ultralow Power State (ULPS) Support
DisplayPort Lane Polarity and Assignment
Configurable.
Supports 12-MHz, 19.2-MHz, 26-MHz, 27-MHz,
and 38.4-MHz Frequencies Through External
Reference Clock (REFCLK)
ESD Rating ±2 kV (HBM)
Packaged in 64-Terminal HTQFP (PAP)
Temperature Range: –40°C to +85°C

Embedded DisplayPort (eDP) 1.4 Compliant
Supporting 1, 2, or 4 Lanes at 1.62 Gbps (RBR),
2.16 Gbps, 2.43 Gbps, 2.7 Gbps (HBR), 3.24
Gbps, 4.32 Gbps, or 5.4 Gbps (HBR2).
Implements MIPI^® D-PHY Version 1.1 Physical
Layer Front-End and Display Serial Interface (DSI)
Version 1.02.00
Dual-Channel DSI Receiver Configurable for One,
Two, Three, or Four D-PHY Data Lanes Per
Channel Operating up to 1.5 Gbps Per Lane
Supports 18 bpp and 24 bpp DSI Video Packets
With RGB666 and RGB888 Formats
Suitable for 60 fps 4K 4096 × 2304 Resolution at
18 bpp Color, and WUXGA 1920 × 1200
Resolution with 3D Graphics at 60 fps (120 fps
Equivalent)
MIPI Front-End Configurable for Single-Channel
or Dual-Channel DSI Configuration
Supports Dual-Channel DSI Odd, Even and Left,
Right Operating Modes
1.2-V Main VCC Power Supply and 1.8-V Supply
for Digital I/Os
Low-Power Features Include Panel Refresh and
MIPI Ultralow Power State (ULPS) Support
DisplayPort Lane Polarity and Assignment
Configurable.
Supports 12-MHz, 19.2-MHz, 26-MHz, 27-MHz,
and 38.4-MHz Frequencies Through External
Reference Clock (REFCLK)
ESD Rating ±2 kV (HBM)
Packaged in 64-Terminal HTQFP (PAP)
Temperature Range: –40°C to +85°C

The SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5 Gbps per lane and a maximum input bandwidth of 12 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a DisplayPort with up to four lanes at either 1.62 Gbps, 2.16 Gbps, 2.43 Gbps, 2.7 Gbps, 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps.

The SN65DSI86-Q1 is well suited for WQXGA at 60 frames per second, as well as 3D graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces.

Designed with industry compliant interface technology, the is compatible with a wide range of microprocessors, and is designed with a range of power management features, including panel refresh support, and the MIPI defined ultralow power state (ULPS) support.

The SN65DSI86 Q1 is implemented in a 10-mm × 10-mm HTQFP at 0.5-mm pitch package, and operates across a temperature range from –40°C to +85°C.

In the rest of this document, the SN65DSI86-Q1 is referred to as SN65DSIx6 or DSIx6.

The SN65DSI86-Q1 DSI to embedded DisplayPort (eDP) bridge features a dual-channel MIPI D-PHY receiver front-end configuration with four lanes per channel operating at 1.5 Gbps per lane and a maximum input bandwidth of 12 Gbps. The bridge decodes MIPI DSI 18-bpp RGB666 and 24-bpp RGB888 packets and converts the formatted video data stream to a DisplayPort with up to four lanes at either 1.62 Gbps, 2.16 Gbps, 2.43 Gbps, 2.7 Gbps, 3.24 Gbps, 4.32 Gbps, or 5.4 Gbps.

The SN65DSI86-Q1 is well suited for WQXGA at 60 frames per second, as well as 3D graphics at 4K and true HD (1920 × 1080) resolutions at an equivalent 120 fps with up to 24 bpp. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and DisplayPort interfaces.

Designed with industry compliant interface technology, the is compatible with a wide range of microprocessors, and is designed with a range of power management features, including panel refresh support, and the MIPI defined ultralow power state (ULPS) support.

The SN65DSI86 Q1 is implemented in a 10-mm × 10-mm HTQFP at 0.5-mm pitch package, and operates across a temperature range from –40°C to +85°C.

In the rest of this document, the SN65DSI86-Q1 is referred to as SN65DSIx6 or DSIx6.

filter

기타 HDMI, 디스플레이 포트 및 MIPI IC 찾기

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.

2개 모두 보기

상위 문서	유형	직함	형식 옵션	최신 영어 버전 다운로드	날짜
*	데이터 시트	SN65DSIx6-Q1 MIPI® DSI to eDP™ Bridge datasheet (Rev. A)	PDF \| HTML		2015. 12. 29
	애플리케이션 노트	SN65DSI86 and SN65DSI96 Hardware Implementation Guide			2013. 10. 8

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

IDE, 구성, 컴파일러 또는 디버거

DSI-TUNER — 튜너 비디오 구성 소프트웨어 툴

DSI 튜너 비디오 구성 툴은 SN65DSI8x DSI-LVDS 브리지 장치를 사용하여 DSI 데이터를 LVDS 패널로 전송하는 데 필요한 비디오 타이밍 및 구성 레지스터 값을 생성합니다. 타이밍과 레지스터 값은 툴에 제공된 입력 필드에 입력한 입력을 기준으로 계산됩니다.

지원되는 제품 및 하드웨어

옵션 보기

시뮬레이션 모델