전원 관리 선형 및 저손실(LDO) 레귤레이터

TPS70175-Q1

활성

전원 양호 및 활성화를 지원하는 차량용 500mA, 듀얼 채널 저손실 전압 레귤레이터

이 제품의 최신 버전이 있습니다

open-in-new 대안 비교
비교 대상 장치와 유사한 기능
TPS7A88-Q1 활성 오토모티브 1A, 저잡음, 고정밀, 듀얼 채널 조정 가능한 저손실 전압 레귤레이터 Alternative dual LDO with ultra-low-noise performance in a 4x4 WQFN package

제품 상세 정보

Output options Dual output, Fixed Output Iout (max) (A) 0.5 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5 Vout (min) (V) 5 Fixed output options (V) 2.5, 5 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 74 Rating Automotive Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good, Sequencing and monitoring Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 170 Operating temperature range (°C) -40 to 125
Output options Dual output, Fixed Output Iout (max) (A) 0.5 Vin (max) (V) 6 Vin (min) (V) 2.7 Vout (max) (V) 5 Vout (min) (V) 5 Fixed output options (V) 2.5, 5 Noise (µVrms) 65 Iq (typ) (mA) 0.19 Thermal resistance θJA (°C/W) 74 Rating Automotive Load capacitance (min) (µF) 10 Regulated outputs (#) 2 Features Enable, Output discharge, Power good, Sequencing and monitoring Accuracy (%) 2 PSRR at 100 KHz (dB) 20 Dropout voltage (Vdo) (typ) (mV) 170 Operating temperature range (°C) -40 to 125
HTSSOP (PWP) 20 41.6 mm² 6.5 x 6.4
  • Qualified for Automotive Applications
  • Dual Output Voltages for Split-Supply Applications
  • Selectable Power-Up Sequencing for DSP Applications
  • Output Current Range of 500 mA on Regulator 1
    and 250 mA on Regulator 2
  • Fast Transient Response
  • Voltage Options: 5 V/2.5 V
  • Open Drain Power-On Reset With 30-ms Delay
  • Open Drain Power Good for Regulator 1
  • Ultra Low 190-µA (Typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise = 65 µVRMS Without a Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • Two Manual Reset Inputs
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD, TMS320 are trademarks of Texas Instruments.

  • Qualified for Automotive Applications
  • Dual Output Voltages for Split-Supply Applications
  • Selectable Power-Up Sequencing for DSP Applications
  • Output Current Range of 500 mA on Regulator 1
    and 250 mA on Regulator 2
  • Fast Transient Response
  • Voltage Options: 5 V/2.5 V
  • Open Drain Power-On Reset With 30-ms Delay
  • Open Drain Power Good for Regulator 1
  • Ultra Low 190-µA (Typ) Quiescent Current
  • 1-µA Input Current During Standby
  • Low Noise = 65 µVRMS Without a Bypass Capacitor
  • Quick Output Capacitor Discharge Feature
  • Two Manual Reset Inputs
  • 2% Accuracy Over Load and Temperature
  • Undervoltage Lockout (UVLO) Feature
  • 20-Pin PowerPAD™ TSSOP Package
  • Thermal Shutdown Protection

PowerPAD, TMS320 are trademarks of Texas Instruments.

The TPS70175 is designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS70175 ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS70175 voltage regulator offers low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

This device has a fixed 5 V/2.5 V voltage option. Regulator 1 can support up to 500 mA and regulator 2 can support up to 250 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 280 µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1 µA at TJ = 25°C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS70175 features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 30-ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.

The device has an undervoltage lockout (UVLO) circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5 V.

The TPS70175 is designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS70175 ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.

The TPS70175 voltage regulator offers low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10-µF low ESR capacitors.

This device has a fixed 5 V/2.5 V voltage option. Regulator 1 can support up to 500 mA and regulator 2 can support up to 250 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 280 µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1 µA at TJ = 25°C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).

The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.

The TPS70175 features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 30-ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.

The device has an undervoltage lockout (UVLO) circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5 V.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기4
유형 직함 날짜
* Data sheet Dual-Output Low-Dropout Voltage Regulators W/Power-Up Sequencing For DSP datasheet (Rev. B) 2010/09/07
Application note LDO Noise Demystified (Rev. B) PDF | HTML 2020/08/18
Application note Using Thermal Calculation Tools for Analog Components (Rev. A) 2019/08/30
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 2017/08/09

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 다운로드
HTSSOP (PWP) 20 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상