Product details

Rating Catalog Operating temperature range (°C) 0 to 70
Rating Catalog Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² 12 x 12
  • High-Quality Audio Performance:
    102-dB Analog-to-Digital Converter (ADC)/105-dB
    Digital-to-Analog Converter (DAC) (Typical) DNR
  • Two Differential Stereo Analog Inputs Multiplexed to
    One Stereo Input ADC
  • One Differential Stereo Output DAC
  • Two Serial Audio Inputs (Four Channels) and
    Two Serial Audio Outputs (Four Channels)
  • 135-MHz Maximum Speed, >2812 Total Processing Cycles
    Per Sample at 48 kHz (2000 Available for Application Code)
  • 512×Fs XTAL Input in Master Mode,
    512×Fs MCLK_IN in Slave Mode
  • 48-kHz Sample Rate in Clock Master Mode
  • 44.1-kHz or 48-kHz Sample Rate in Clock Slave Mode
  • 48-Bit Data Path and 28-Bit Coefficients
  • 768 Words of 48-Bit Data Memory
  • 1022 Words of 28-Bit Coefficient Memory
  • 3K Words of 55-Bit Program RAM
  • Hardware Single-Cycle Multiplier (28×48)
  • 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz)
  • Data Formats: Left Justified, Right Justified, and I2S
  • Two I2C Ports for Slave/Master Download
  • Single 3.3-V Power Supply
  • APPLICATIONS
    • MP3 Docking Systems
    • Digital Televisions
    • Mini-Component Audio

  • High-Quality Audio Performance:
    102-dB Analog-to-Digital Converter (ADC)/105-dB
    Digital-to-Analog Converter (DAC) (Typical) DNR
  • Two Differential Stereo Analog Inputs Multiplexed to
    One Stereo Input ADC
  • One Differential Stereo Output DAC
  • Two Serial Audio Inputs (Four Channels) and
    Two Serial Audio Outputs (Four Channels)
  • 135-MHz Maximum Speed, >2812 Total Processing Cycles
    Per Sample at 48 kHz (2000 Available for Application Code)
  • 512×Fs XTAL Input in Master Mode,
    512×Fs MCLK_IN in Slave Mode
  • 48-kHz Sample Rate in Clock Master Mode
  • 44.1-kHz or 48-kHz Sample Rate in Clock Slave Mode
  • 48-Bit Data Path and 28-Bit Coefficients
  • 768 Words of 48-Bit Data Memory
  • 1022 Words of 28-Bit Coefficient Memory
  • 3K Words of 55-Bit Program RAM
  • Hardware Single-Cycle Multiplier (28×48)
  • 5.88K Words of 24-Bit Delay Memory (122.5 ms at 48 kHz)
  • Data Formats: Left Justified, Right Justified, and I2S
  • Two I2C Ports for Slave/Master Download
  • Single 3.3-V Power Supply
  • APPLICATIONS
    • MP3 Docking Systems
    • Digital Televisions
    • Mini-Component Audio

The TAS3202 is an audio system-on-a-chip (SOC) designed for mini/micro systems, multimedia-speaker, and MP3 player docking systems. It includes analog interface functions: two multiplex (MUX) stereo inputs with one stereo analog-to-digital converter (ADC) and one stereo digital-to-analog converter (DAC) with analog outputs consisting of differential stereo line drivers. Four channels of serial digital audio processing are also provided. The TAS3202 has a programmable audio digital signal processor (DSP) that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single-cycle 28×48-bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

The TAS3202 is composed of eight functional blocks:

  1. Analog input/mux/stereo ADC
  2. Stereo DAC
  3. Analog reference system
  4. Power supply
  5. Clocks, digital PLL, and serial data interface
  6. I2C control interface
  7. 8051 microcontroller
  8. Audio DSP – digital audio processing

The TAS3202 is an audio system-on-a-chip (SOC) designed for mini/micro systems, multimedia-speaker, and MP3 player docking systems. It includes analog interface functions: two multiplex (MUX) stereo inputs with one stereo analog-to-digital converter (ADC) and one stereo digital-to-analog converter (DAC) with analog outputs consisting of differential stereo line drivers. Four channels of serial digital audio processing are also provided. The TAS3202 has a programmable audio digital signal processor (DSP) that preserves high-quality audio by using a 48-bit data path, 28-bit filter coefficients, and a single-cycle 28×48-bit multiplier. The programmability feature allows users to customize features in the DSP RAM.

The TAS3202 is composed of eight functional blocks:

  1. Analog input/mux/stereo ADC
  2. Stereo DAC
  3. Analog reference system
  4. Power supply
  5. Clocks, digital PLL, and serial data interface
  6. I2C control interface
  7. 8051 microcontroller
  8. Audio DSP – digital audio processing

Download View video with transcript Video
No design support from TI available

This product does not have ongoing design support from TI for new projects, such as new content or software updates. If available, you will find relevant collateral, software and tools in the product folder. You can also search for archived information in the TI E2ETM support forums.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TAS3202 Audio DSP With Analog Interface datasheet (Rev. B) 17 Mar 2011
* Errata TAS3202 Data Sheet Errata 18 Mar 2010

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
TQFP (PAG) 64 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos