CDCS504-Q1
- Qualified for Automotive Applications
- AEC-Q100 Test Guidance With the Following Results:
- Device Temperature Grade 2: –40°C to 105°C Ambient Operating Temperature Range
- Device HBM ESD Classification Level H2
- Device CDM ESD Classification Level C3B
- Part of a Family of Easy-to-Use Clock Generator Devices
- Clock Multiplier With Selectable Output Frequency
- Frequency Multiplication Selectable Between x1 or x4 With One External Control Pin
- Output Disable Through Control Pin
- Single 3.3-V Device Power Supply
- Wide Temperature Range: –40°C to 105°C
- Low Space Consumption 8-Pin TSSOP Package
- Create a Custom Design Using the CDCS504-Q1 With the WEBENCH® Power Designer
The CDCS504-Q1 device is a LVCMOS input clock buffer with selectable frequency multiplication.
The CDCS504-Q1 has an output enable pin.
The device accepts a 3.3-V LVCMOS signal at the input.
The input signal is processed by a phased-locked loop (PLL), whose output frequency is either equal to the input frequency or multiplied by the factor of four.
By this, the device can generate output frequencies between 2 MHz and 108 MHz.
A separate control pin can be used to enable or disable the output. The CDCS504-Q1 device operates in a 3.3-V environment.
It is characterized for operation from –40°C to 105°C and is available in an 8-pin TSSOP package.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1 | 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | CDCS504-Q1 Clock Buffer and Clock Multiplier datasheet | PDF | HTML | 2017年 4月 27日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
參考設計
TIDA-00743 — 採用 AB 類外型尺寸的車用 2 MHz D 類四通道 21W 音訊放大器參考設計
The TIDA-00743 reference design is a small module designed for evaluation of a digital-input class-D audio amplifier in a system which has been designed for a typical class AB audio power amplifier module. This design demonstrates the reduction in power dissipation that a class D amplifier (...)
| 封裝 | 引腳 | 下載 |
|---|---|---|
| TSSOP (PW) | 8 | 檢視選項 |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。