CDCVF2310
- High-Performance 1:10 Clock Driver
- Operates up to 200 MHz at VDD 3.3 V
- Pin-to-Pin Skew < 100 ps at VDD 3.3 V
- VDD Range: 2.3 V to 3.6 V
- Operating Temperature Range –40°C to 105°C
- Supports 105ºC Ambient Temperature (see
Thermal Considerations) - Output Enable Glitch Suppression
- Distributes One Clock Input to Two Banks of Five
Outputs - 25-Ω On-Chip Series Damping Resistors
- Packaged in 24-Pin TSSOP
The CDCVF2310 device is a high-performance, low-skew clock buffer that operates up to 200 MHz. Two banks of five outputs each provide low-skew copies of CLK. After power up, the default state of the outputs is low regardless of the state of the control pins. For normal operation, the outputs of bank 1Y[0:4] or 2Y[0:4] can be placed in a low state when the control pins (1G or 2G, respectively) are held low and a negative clock edge is detected on the CLK input. The outputs of bank 1Y[0:4] or 2Y[0:4] can be switched into the buffer mode when the control pins (1G and 2G) are held high and a negative clock edge is detected on the CLK input. The device operates in a 2.5-V and 3.3-V environment. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.
The CDCVF2310 is characterized for operation from –40°C to 85°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | CDCVF2310 2.5-V to 3.3-V High-Performance Clock Buffer datasheet (Rev. D) | PDF | HTML | 2015年 10月 30日 |
| Application note | Using TI's CDCVF2310 and CDCVF25081 with TLK1501 Serial Transceiver | 2003年 5月 14日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 24 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。