DAC2900
- 125MSPS UPDATE RATE
- SINGLE SUPPLY: +3.3V or +5V
- HIGH SFDR: 68dB at fOUT = 20MHz
- LOW GLITCH: 2pVs
- LOW POWER: 310mW at +5V
- INTERNAL REFERENCE
- POWER-DOWN MODE: 23mW
- APPLICATIONS
- COMMUNICATIONS:
Base Stations, WLL, WLAN
Baseband I/Q Modulation - MEDICAL/TEST INSTRUMENTATION
- ARBITRARY WAVEFORM GENERATORS (ARB)
- DIRECT DIGITAL SYNTHESIS (DDS)
- COMMUNICATIONS:
The DAC2900 is a monolithic, 10-bit, dual-channel, high-speed Digital-to-Analog Converter (DAC), and is optimized to provide high dynamic performance while dissipating only 310mW on a +5V single supply.
Operating with high update rates of up to 125MSPS, the DAC2900 offers exceptional dynamic performance, and enables the generation of very-high output frequencies suitable for "Direct IF" applications. The DAC2900 has been optimized for communications applications in which separate I and Q data are processed while maintaining tight gain-and offset matching.
Each DAC has a high-impedance differential-current output, suitable for single-ended or differential analog-output configurations.
The DAC2900 combines high dynamic performance with a high throughput rate to create a cost-effective solution for a wide variety of waveform-synthesis applications:
- Pin compatibility between family members provides 10-bit (DAC2900), 12-bit (DAC2902), and 14-bit (DAC2904) resolution.
- Pin compatible to the AD9763 dual DAC.
- Gain matching is typically 0.5% of full-scale, and offset matching is specified at 0.02% max.
- The DAC2900 utilizes an advanced CMOS process; the segmented architecture minimizes output-glitch energy, and maximizes the dynamic performance.
- All digital inputs are +3.3V and +5V logic compatible. The DAC2900 has an internal reference circuit, and allows use of an external reference.
- The DAC2900 is available in a TQFP-48 package, and is specified over the extended industrial temperature range of –40°C to +85°C.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | Dual, 10-Bit ,125MSPS Digital-to-Analog Converter datasheet (Rev. C) | 2008/9/19 | |||
| 應用說明 | Wideband Complementary Current Output DAC Single-Ended Interface (Rev. A) | 2015/5/8 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
MATCHGAIN-CALC — 寬頻補償電流輸出 DAC 至 SE 介面：改善增益和合規電壓擺幅的匹配
NOTE: Calculator software is available when downloading the application note.
- Click on "abstract" to view abstract of document.
- Open the ZIP file to extract the calculator tool.
- Open the PDF file to view the application note.
High-speed digital-to-analog converters (DACs) most often use a (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TQFP (PFB) | 48 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。