產品詳細資料

Technology family LSF Applications I2C Bits (#) 8 Data rate (max) (Mbps) 200 High input voltage (min) (V) 0.95 High input voltage (max) (V) 5 Vout (min) (V) 0.95 Vout (max) (V) 5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 12.5 Features Output enable Input type Transmission Gate Output type 3-State, Transmission Gate Rating Automotive Operating temperature range (°C) -40 to 125
Technology family LSF Applications I2C Bits (#) 8 Data rate (max) (Mbps) 200 High input voltage (min) (V) 0.95 High input voltage (max) (V) 5 Vout (min) (V) 0.95 Vout (max) (V) 5 IOH (max) (mA) 0 IOL (max) (mA) 0 Supply current (max) (µA) 12.5 Features Output enable Input type Transmission Gate Output type 3-State, Transmission Gate Rating Automotive Operating temperature range (°C) -40 to 125
TSSOP (PW) 20 41.6 mm² 6.5 x 6.4 VQFN (RKS) 20 11.25 mm² 4.5 x 2.5
  • AEC-Q100 qualified with the following results:
    • Device HBM ESD classification level 2000-V
    • Device CDM ESD classification level 1000-V
  • Available in wettable flank VQFN (RKS) package

  • Provides bidirectional voltage translation with no direction pin
  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30-pF capacitive load and up to 40 MHz up or down translation at 50-pF capacitive load
  • Supports hot insertion
  • Allow bidirectional voltage level translation between
    • 0.65 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V (RKS package only)
    • 0.95 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.2 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.8 V ↔ 2.5 V, 3.3 V, 5 V
    • 2.5 V ↔ 3.3 V, 5 V
    • 3.3 V ↔ 5 V
  • Low standby current
  • 5-V tolerance I/O port to support TTL
  • Low r on provides less signal distortion
  • High-impedance I/O pins for EN = low
  • Flow-through pin-out for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD 17
  • –40°C to +125°C operating temperature range
  • AEC-Q100 qualified with the following results:
    • Device HBM ESD classification level 2000-V
    • Device CDM ESD classification level 1000-V
  • Available in wettable flank VQFN (RKS) package

  • Provides bidirectional voltage translation with no direction pin
  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30-pF capacitive load and up to 40 MHz up or down translation at 50-pF capacitive load
  • Supports hot insertion
  • Allow bidirectional voltage level translation between
    • 0.65 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V (RKS package only)
    • 0.95 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.2 V ↔ 1.8 V, 2.5 V, 3.3 V, 5 V
    • 1.8 V ↔ 2.5 V, 3.3 V, 5 V
    • 2.5 V ↔ 3.3 V, 5 V
    • 3.3 V ↔ 5 V
  • Low standby current
  • 5-V tolerance I/O port to support TTL
  • Low r on provides less signal distortion
  • High-impedance I/O pins for EN = low
  • Flow-through pin-out for easy PCB trace routing
  • Latch-up performance exceeds 100 mA per JESD 17
  • –40°C to +125°C operating temperature range

  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≦ 30 pF capacitive load and up to 40 MHz up and down translation at 50 pF capacitive load:
    • Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO)
  • Bidirectional voltage translation without DIR pin:
    • Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I 2C, or SMbus)
  • 5 V tolerance on IO port and 125°C support:
    • With 5 V tolerance and 125°C support, the LSF family is flexible and compliant with TTL levels in industrial and telecom applications
  • Channel specific translation:
    • The LSF family is able to set up different voltage translation levels on each channel

  • Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≦ 30 pF capacitive load and up to 40 MHz up and down translation at 50 pF capacitive load:
    • Allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO)
  • Bidirectional voltage translation without DIR pin:
    • Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I 2C, or SMbus)
  • 5 V tolerance on IO port and 125°C support:
    • With 5 V tolerance and 125°C support, the LSF family is flexible and compliant with TTL levels in industrial and telecom applications
  • Channel specific translation:
    • The LSF family is able to set up different voltage translation levels on each channel

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
LSF0108 現行 八路雙向多電壓位準轉換器 Commerical version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet LSF0108-Q1 Automotive 8-Channel Multi-Voltage Level Translator datasheet (Rev. H) PDF | HTML 2023年 7月 18日
Selection guide Voltage Translation Buying Guide (Rev. A) 2021年 4月 15日
EVM User's guide LSF-EVM Hardware User's Guide 2017年 7月 5日
Technical article How to shift your automotive design to another level PDF | HTML 2016年 8月 17日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
TI.com 無法提供
開發板

LSF-EVM — 1 至 8 位元 LSF 轉換器系列評估模組

The LSF family of devices are level translators that support a voltage range of 0.95V and 5V and provide multi-voltage bidirectional translation without a direction pin.

The LSF-EVM comes populated with the LSF0108PWR device and has landing patterns that are compatible with the LSF0101DRYR, (...)

使用指南: PDF
TI.com 無法提供
封裝 引腳 下載
TSSOP (PW) 20 檢視選項
VQFN (RKS) 20 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片