產品詳細資料

Bits (#) 8 Data rate (max) (Mbps) 200 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.65 Vin (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Applications GPIO, PCM, SPI, UART, JTAG, I2S Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family LVC Supply current (max) (mA) 0.025 Rating Automotive Operating temperature range (°C) -40 to 125
Bits (#) 8 Data rate (max) (Mbps) 200 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.65 Vin (max) (V) 5.5 Vout (min) (V) 1.65 Vout (max) (V) 5.5 Applications GPIO, PCM, SPI, UART, JTAG, I2S Features Output enable, Overvoltage tolerant inputs, Partial power down (Ioff) Prop delay (ns) 6.6 Technology family LVC Supply current (max) (mA) 0.025 Rating Automotive Operating temperature range (°C) -40 to 125
TSSOP (PW) 24 49.92 mm² (7.8 mm × 6.4 mm)
  • AEC-Q100 qualified for automotive applications
  • Fully configurable dual-rail design allows each port to operate over the full 1.65V to 5.5V power-supply range
  • Robust, glitch-free power supply sequencing
  • Control inputs VIH/VIL levels are referenced to VCCA voltage
  • VCC isolation feature and VCC disconnect feature
    • if either VCC input is below 100mV or left floating, all I/O outputs are disabled and become high- impedance state
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • Operating temperature from -40°C to 125°C
  • ESD protection exceeds JESD 22
    • 4000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (C101)
  • AEC-Q100 qualified for automotive applications
  • Fully configurable dual-rail design allows each port to operate over the full 1.65V to 5.5V power-supply range
  • Robust, glitch-free power supply sequencing
  • Control inputs VIH/VIL levels are referenced to VCCA voltage
  • VCC isolation feature and VCC disconnect feature
    • if either VCC input is below 100mV or left floating, all I/O outputs are disabled and become high- impedance state
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • Operating temperature from -40°C to 125°C
  • ESD protection exceeds JESD 22
    • 4000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (C101)

The SN74LVC8T245-Q1 is an eight bit non-inverting bus transceiver with configurable dual power supply rails that enables bidirectional voltage level translation. The SN74LVC8T245-Q1 is optimized to operate with VCCA and VCCB set at 1.65V to 5.5V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65V to 5.5V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V, and 5.5V voltage nodes.

The SN74LVC8T245-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated.

The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature is designed so that if either VCC input is at GND, then all outputs are in the high-impedance state. To put the device in the high-impedance state during power up or power down, tie OE to VCC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

The SN74LVC8T245-Q1 is designed so that the control pins (DIR and OE) are supplied by VCCA.

The SN74LVC8T245-Q1 is an eight bit non-inverting bus transceiver with configurable dual power supply rails that enables bidirectional voltage level translation. The SN74LVC8T245-Q1 is optimized to operate with VCCA and VCCB set at 1.65V to 5.5V. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.65V to 5.5V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.8V, 2.5V, 3.3V, and 5.5V voltage nodes.

The SN74LVC8T245-Q1 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated.

The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The VCC isolation feature is designed so that if either VCC input is at GND, then all outputs are in the high-impedance state. To put the device in the high-impedance state during power up or power down, tie OE to VCC through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

The SN74LVC8T245-Q1 is designed so that the control pins (DIR and OE) are supplied by VCCA.

下載 觀看有字幕稿的影片 影片

技術文件

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

AVCLVCDIRCNTRL-EVM — 適用於方向控制雙向轉換裝置、支援 AVC 和 LVC 的通用 EVM

通用 EVM 的設計可支援一、二、四、八通道 LVC 及 AVC 方向控制的轉換裝置。此外也支援相同通道數量的匯流排保留與汽車 -Q1 裝置。AVC 是低電壓轉換裝置,具較低驅動強度 12mA。LVC 是較高的電壓轉換裝置,範圍從 1.65 到 5.5V 且具較高驅動強度 32mA。

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

TXV0106-EVM — TXV0106 評估模組

TXV0106 評估模組 (EVM) 是一個易於使用的平台,用於評估 TXV0106 產品的功能與性能。此 EVM 具有選用電路和跨接器,可針對不同應用來配置產品。此產品提供固定與方向控制低偏斜、低抖動電壓轉換的選項。輸出可透過專屬的輸出啟用 (OE) 控制功能來啟用及停用。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

TXV0108-EVM — TXV0108 評估模組

TXV0108 評估模組 (EVM) 是一個易於使用的平台,用於評估 TXV0108 產品的功能與性能。此 EVM 具有選用電路和跨接器,可針對不同應用來配置產品。此產品提供固定與方向控制低偏斜、低抖動電壓轉換的選項。輸出可透過專屬的輸出啟用 (OE) 控制功能來啟用及停用。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 24 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片