TLV2365-Q1
- AEC-Q100 qualified
- Temperature grade 1: –40°C to +125°C
- Gain bandwidth: 50MHz
- Zero-crossover distortion topology:
- CMRR: 115dB (typical)
- Rail-to-rail input and output
- Input 100mV beyond supply rail
- Noise: 4.5nV/√Hz
- Slew rate: 27V/µs
- Fast settling: 0.2µs to 0.01%
- Precision:
- Offset drift: 2.6µV/°C (maximum)
- Input bias current: 20pA (maximum)
- Operating voltage: 2.2V to 5.5V
The TLV365-Q1 and TLV2365-Q1 (TLVx365-Q1) devices are a family of zero-crossover, rail-to-rail input and output, CMOS operational amplifiers, optimized for low voltage and cost-sensitive applications. Low-noise (4.5nV/√Hz) and high-speed operation (50MHz gain bandwidth) make these devices an excellent choice for driving sampling analog-to-digital converters (ADCs) in applications such as low-side current sensing, audio, signal conditioning, and sensor amplification.
Special features include an excellent common-mode rejection ratio (CMRR), no input stage crossover distortion, high input impedance, and rail-to-rail input and output swing. The input common-mode range includes both the negative and positive supplies. The output voltage swings to within 12mV of the rails.
The TLVx365-Q1 are specified for operation from −40°C to +125°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TLVx365-Q1 Automotive, 50MHz, Zero-Crossover, Low-Distortion, High-CMRR, RRI/O, Single-Supply Operational Amplifiers datasheet (Rev. C) | PDF | HTML | 2025年 2月 28日 |
| Functional safety information | TLV365-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA | PDF | HTML | 2024年 3月 15日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
DEM-OPA-SO-2A — 適用於 SO-8 封裝的二路運算放大器評估模組
The DEM-OPA-SO-2A demonstration evaluation module helps designers evaluate the operation and performance of TI dual-channel, high-speed, wideband operational amplifiers. This unpopulated printed-circuit board (PCB) is compatible with products offered in the 8-lead SOIC (D) package.
For more (...)
ANALOG-ENGINEER-CALC — 類比工程師計算機
除了作為獨立工具使用外,此計算機還與類比工程師口袋參考中描述的概念相得益彰。
VOLT-DIVIDER-CALC — Voltage divider calculation tool
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點