產品詳細資料

Number of channels 1 Output type Push-Pull Propagation delay time (µs) 0.11 Vs (max) (V) 5.5 Vs (min) (V) 1.65 Rating Catalog Features Fail-safe, Latch, POR Iq per channel (typ) (mA) 0.022 Vos (offset voltage at 25°C) (max) (mV) 1.5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.005 VICR (max) (V) 5.5 VICR (min) (V) 0
Number of channels 1 Output type Push-Pull Propagation delay time (µs) 0.11 Vs (max) (V) 5.5 Vs (min) (V) 1.65 Rating Catalog Features Fail-safe, Latch, POR Iq per channel (typ) (mA) 0.022 Vos (offset voltage at 25°C) (max) (mV) 1.5 Rail-to-rail In Operating temperature range (°C) -40 to 125 Input bias current (±) (max) (nA) 0.005 VICR (max) (V) 5.5 VICR (min) (V) 0
SOT-SC70 (DCK) 6 4.2 mm² 2 x 2.1
  • Output latch with falling-edge triggered clear
  • Power-on Reset (POR) for known start-up
  • Selectable start-up state:
    • Unlatched on power-up (L1 option)
    • Latched on power-up (L2 option)
  • Supply range: 1.65V to 5.5V
  • Precision input offset voltage: 300µV
  • Rail-to-rail inputs with fault tolerance
  • Typical propagation delay: 110ns
  • Low quiescent current: 22µA per channel
  • Low input bias current: 5pA
  • Open-drain output option (TLV902xL )
  • Push-pull output option (TLV903xL )
  • Full –40°C to +125°C temperature range
  • 2kV ESD protection
  • Output latch with falling-edge triggered clear
  • Power-on Reset (POR) for known start-up
  • Selectable start-up state:
    • Unlatched on power-up (L1 option)
    • Latched on power-up (L2 option)
  • Supply range: 1.65V to 5.5V
  • Precision input offset voltage: 300µV
  • Rail-to-rail inputs with fault tolerance
  • Typical propagation delay: 110ns
  • Low quiescent current: 22µA per channel
  • Low input bias current: 5pA
  • Open-drain output option (TLV902xL )
  • Push-pull output option (TLV903xL )
  • Full –40°C to +125°C temperature range
  • 2kV ESD protection

The TLV902xL and TLV903xL are a family of single and dual channel latching comparators. The family also offers low input offset voltage, power on reset (POR), and fault-tolerant rail-to-rail inputs. These devices have an excellent speed-to-power combination with a propagation delay of 110ns with a quiescent supply current of only 22µA per channel.

The unique feature of the TLV90xxL is the output latching capability. The output latches upon the first threshold crossing, allowing capture of an event or error condition without the full attention of a system controller. This feature allows events to be captured at start up while the system controller is still initializing or busy with other tasks. The falling-edge triggered clear input allows system controller to reset the latch after performing any needed tasks and meets safety-critical requirements. The L1 and L2 options define power-up latching behavior.

These comparators also feature fault-tolerant inputs that can go up to 6V without damage with no output phase inversion. This feature makes this family of comparators designed for precision voltage monitoring in harsh, noisy environments.

The TLV902xL have an open-drain output that can be pulled up below or beyond the supply voltage, designed for ORing multiple outputs or level translation. Latching occurs on the high to low output transition.

The TLV903xL have a push-pull output stage capable of sinking and sourcing up to 85mA to drive a capacitive load such as a MOSFET gate. Latching occurs on the low to high output transition.

The family is specified for the industrial temperature range of –40°C to +125°C and are available in standard leaded and leadless packages.

The TLV902xL and TLV903xL are a family of single and dual channel latching comparators. The family also offers low input offset voltage, power on reset (POR), and fault-tolerant rail-to-rail inputs. These devices have an excellent speed-to-power combination with a propagation delay of 110ns with a quiescent supply current of only 22µA per channel.

The unique feature of the TLV90xxL is the output latching capability. The output latches upon the first threshold crossing, allowing capture of an event or error condition without the full attention of a system controller. This feature allows events to be captured at start up while the system controller is still initializing or busy with other tasks. The falling-edge triggered clear input allows system controller to reset the latch after performing any needed tasks and meets safety-critical requirements. The L1 and L2 options define power-up latching behavior.

These comparators also feature fault-tolerant inputs that can go up to 6V without damage with no output phase inversion. This feature makes this family of comparators designed for precision voltage monitoring in harsh, noisy environments.

The TLV902xL have an open-drain output that can be pulled up below or beyond the supply voltage, designed for ORing multiple outputs or level translation. Latching occurs on the high to low output transition.

The TLV903xL have a push-pull output stage capable of sinking and sourcing up to 85mA to drive a capacitive load such as a MOSFET gate. Latching occurs on the low to high output transition.

The family is specified for the industrial temperature range of –40°C to +125°C and are available in standard leaded and leadless packages.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet TLV902xL and TLV903xL Precision, Self-Latching Comparator Family datasheet (Rev. A) PDF | HTML 2025年 10月 8日
Application brief Reducing system complexity with self-latching comparators PDF | HTML 2025年 7月 14日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

AMP-PDK-EVM — 放大器性能開發套件評估模組

放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。

AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:

  • D (SOIC-8 和 SOIC-14)
  • PW (TSSOP-14)
  • DGK (VSSOP-8)
  • DBV (SOT23-5 和 SOT23-6)
  • DCK (SC70-5 和 SC70-6)
使用指南: PDF | HTML
開發板

DIP-ADAPTER-EVM — DIP 轉接器評估模組

Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.

The (...)

使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOT-SC70 (DCK) 6 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片