Startseite Energiemanagement Linear- und Low-Dropout-Regler (LDO)
Startseite
Energiemanagement
Linear- und Low-Dropout-Regler (LDO)

TPS732

AKTIV

Hochpräziser Spannungsregler mit extrem geringem Dropout, 250 mA, Gegenstromschutz und Aktivierung

Jetzt bestellen
Datenblatt

TPS732

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 5.5 Vin (min) (V) 1.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.3, 1.5, 1.6, 1.8, 1.9, 2.5, 3, 3.3, 5 Noise (µVrms) 30 Iq (typ) (mA) 0.4 Thermal resistance θJA (°C/W) 53 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Foldback Overcurrent protection, Reverse Current Protection Accuracy (%) 1 PSRR at 100 KHz (dB) 32 Dropout voltage (Vdo) (typ) (mV) 40 Operating temperature range (°C) -40 to 125
Output options Adjustable Output, Fixed Output Iout (max) (A) 0.25 Vin (max) (V) 5.5 Vin (min) (V) 1.7 Vout (max) (V) 5.5 Vout (min) (V) 1.2 Fixed output options (V) 1.3, 1.5, 1.6, 1.8, 1.9, 2.5, 3, 3.3, 5 Noise (µVrms) 30 Iq (typ) (mA) 0.4 Thermal resistance θJA (°C/W) 53 Rating Catalog Load capacitance (min) (µF) 0 Regulated outputs (#) 1 Features Enable, Foldback Overcurrent protection, Reverse Current Protection Accuracy (%) 1 PSRR at 100 KHz (dB) 32 Dropout voltage (Vdo) (typ) (mV) 40 Operating temperature range (°C) -40 to 125
SOT-223 (DCQ) 6 45.89 mm² 6.5 x 7.06 SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 VSON (DRB) 8 9 mm² 3 x 3
  • Stable with No Output Capacitor or Any Value or
    Type of Capacitor
  • Input Voltage Range: 1.7 V to 5.5 V
  • Ultralow Dropout Voltage: 40 mV Typical at
    250 mA
  • Excellent Load Transient Response–With or
    Without Optional Output Capacitor
  • NMOS Topology Provides Low Reverse Leakage
    Current
  • Low Noise: 30 µVRMS Typical (10 kHz to 100 kHz)
  • 0.5% Initial Accuracy
  • 1% Overall Accuracy (Line, Load, and
    Temperature)
  • Less Than 1-µA Maximum IQ in Shutdown Mode
  • Thermal Shutdown and Specified Min and Max
    Current Limit Protection
  • Available in Multiple Output Voltage Versions
    • Fixed Outputs of 1.2 V to 5 V
    • Adjustable Outputs from 1.2 V to 5.5 V
    • Custom Outputs Available
  • APPLICATIONS
    • Portable and Battery-Powered Equipment
    • Post-Regulation for Switching Supplies
    • Noise-Sensitive Circuitry such as VCOs
    • Point-of-Load Regulation for DSPs, FPGAs,
      ASICs, and Microprocessors

All other trademarks are the property of their respective owners
  • Stable with No Output Capacitor or Any Value or
    Type of Capacitor
  • Input Voltage Range: 1.7 V to 5.5 V
  • Ultralow Dropout Voltage: 40 mV Typical at
    250 mA
  • Excellent Load Transient Response–With or
    Without Optional Output Capacitor
  • NMOS Topology Provides Low Reverse Leakage
    Current
  • Low Noise: 30 µVRMS Typical (10 kHz to 100 kHz)
  • 0.5% Initial Accuracy
  • 1% Overall Accuracy (Line, Load, and
    Temperature)
  • Less Than 1-µA Maximum IQ in Shutdown Mode
  • Thermal Shutdown and Specified Min and Max
    Current Limit Protection
  • Available in Multiple Output Voltage Versions
    • Fixed Outputs of 1.2 V to 5 V
    • Adjustable Outputs from 1.2 V to 5.5 V
    • Custom Outputs Available
  • APPLICATIONS
    • Portable and Battery-Powered Equipment
    • Post-Regulation for Switching Supplies
    • Noise-Sensitive Circuitry such as VCOs
    • Point-of-Load Regulation for DSPs, FPGAs,
      ASICs, and Microprocessors

All other trademarks are the property of their respective owners

The TPS732 family of low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low equivalent series resistance (ESR), and even allows operation without a capacitor. The device also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732 uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is less than 1 µA and ideal for portable applications. The extremely low output noise (30 µVRMS with 0.1-µF CNR) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.

The TPS732 family of low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low equivalent series resistance (ESR), and even allows operation without a capacitor. The device also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732 uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is less than 1 µA and ideal for portable applications. The extremely low output noise (30 µVRMS with 0.1-µF CNR) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.
open-in-new Andere Linear- und Low-Dropout-Regler (LDO) suchen
Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

open-in-new Alternativen vergleichen
Gleiche Funktionalität, gleiche Pinbelegung wie verglichener Baustein
TPS784 AKTIV 300-mA-Spannungsregler mit niedrigem IQ, hohem PSRR und niedrigem Dropout (LDO) mit hoher Genauig High-accuracy (0.5% typical), 25-uA IQ, adjustable-output LDO in SOT-23 package
TPS7A20 AKTIV Extrem rauscharmer LDO-Linearregler (Low-Dropout) mit niedrigem IQ und hohem PSRR, 300 mA 300 mA, low-noise (7 uVRMS), low-IQ (6.5 uA), high PSRR in small package

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 7
Typ Titel Datum
* Data sheet TPS732xx Capacitor-Free, NMOS, 250-mA Low-Dropout Regulator With Reverse Current Protection datasheet (Rev. P) PDF | HTML 17 Dez 2015
Application note LDO Noise Demystified (Rev. B) PDF | HTML 18 Aug 2020
Technical article LDO Basics: Thermals – How hot is your application? PDF | HTML 20 Sep 2017
Application note LDO PSRR Measurement Simplified (Rev. A) PDF | HTML 09 Aug 2017
User guide TPS73x01DRBEVM-518 User's Guide 13 Aug 2009
User guide DEM-SOT223LDO Demonstration Fixture 15 Okt 2003
More literature DMOS Delivers Dramatic Performance Gains to LDO Regulators (EDN mag) 14 Feb 2001

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

DEM-SOT223LDO — DEM-SOT223LDO-kompatibel mit den meisten LDOs mit positivem Ausgang im SOT223 (DCQ)-Gehäuse

The Texas Instruments DEM-SOT223LDO demonstration module (DEM) helps designers evaluate the operation and performance of Texas Instruments low-dropout regulators (LDOs).  This module is compatible with most positive output LDOs offered in the SOT223 (DCQ) package.

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

TPS73201DRBEVM-518 — TPS73201DRBEVM-518-Evaluierungsmodul

The TPS73201DRBEVM-518 evaluation module is a fully assembled and tested circuit for evaluating the TPS73201 low-dropout (LDO) voltage regulator in the DRB (3x3mm SON) package.
Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Simulationsmodell

TPS73201 PSpice Transient Model (Rev. A)

SBVM171A.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73201 Unencrypted PSpice Transient Model

SBVM600.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73213 PSpice Transient Model

SBVM369.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73213 Unencrypted PSpice Transient Model

SBVM596.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73215 PSpice Transient Model

SBVM370.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73215 Unencrypted PSpice Transient Model

SBVM598.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73216 PSpice Transient Model

SBVM373.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73216 Unencrypted PSpice Transient Model

SBVM599.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73218 PSpice Transient Model

SBVM374.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73218 Unencrypted PSpice Transient Model

SBVM602.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73219 PSpice Transient Model

SBVM375.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73219 Unencrypted PSpice Transient Model

SBVM594.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73225 PSpice Transient Model

SBVM376.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73225 Unencrypted PSpice Transient Model

SBVM593.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73230 PSpice Transient Model

SBVM372.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73230 Unencrypted PSpice Transient Model

SBVM597.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73233 PSpice Transient Model

SBVM371.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73233 Unencrypted PSpice Transient Model

SBVM601.ZIP (1 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73250 PSpice Transient Model

SBVM363.ZIP (21 KB) - PSpice Model
Herunterladen
Simulationsmodell

TPS73250 TINA-TI Transient Reference Design

SBVM366.TSC (49 KB) - TINA-TI Reference Design
Herunterladen
Simulationsmodell

TPS73250 TINA-TI Transient Spice Model

SBVM365.ZIP (7 KB) - TINA-TI Spice Model
Herunterladen
Simulationsmodell

TPS73250 Unencrypted PSpice Transient Model

SBVM595.ZIP (1 KB) - PSpice Model
Herunterladen
Schaltplan

5Vin Power Design using Integrated-FET DCDC Converters and LDO's

SLVR326.PDF (1176 KB)
Herunterladen
Schaltplan

12Vin Power Design using Integrated-FET DCDC Converters and LDO's

SLVR327.PDF (1160 KB)
Herunterladen
Schaltplan

5Vin Power Design using Integrated-FET DCDC Converters and a LDO (Rev. A)

SLVR328A.PDF (938 KB)
Herunterladen
Schaltplan

12Vin Power Design using Integrated-FET DCDC Converters and a LDO (Rev. A)

SLVR329A.PDF (932 KB)
Herunterladen
Referenzdesigns

TIDA-00661 — Hochauflösendes, schnell anlaufendes analoges Frontend für offene Leistungsschalter – Referenzdesign

The TIDA-00661 reference design features signal processing front-end subsystem for electronic trip units (ETU) used in air circuit breakers (ACB) or molded case circuit breakers (MCCB). This subsystem consists of Delta-Sigma ADC with 24-Bit resolution and fast startup (< 3ms), ±2.5V (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00306 — Referenzdesign für 100BASE-FX- oder 1000BASE-X-Medienwandler mit Kupfer-Glasfaser-Schnittstelle für

This reference design details a methodology to use the DP83849 evaluation board to implement a 10/100BASE-TX to 10/100BASE-FX media converter, which enables copper based legacy equipment to be easily connected to a fiber network. Copper based Ethernet (10/100BASE-TX) has been widely used in grid (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

PMP21887 — Referenzdesign für statische 600-A-/360-A-Spitzenkern-PMBus-Spannung mit 12 Phasen für ASICs

This reference design is a a 12-phase power management bus (PMBus) buck converter powering datacenter hardware accelerator, enterprise switch and router application-specific integrated circuit (ASIC) core rails. It provides 360 A of continuous current and 600 A of peak current at 0.85-V nominal (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

PMP20489 — Kompaktes 12 Vin, 0,8 V, 200 A und 3,3 V, 75 A, POL-Referenzdesign

The TPS53679-based reference design provides a single IC for control of two multi-phase outputs with up to 6 phases on main output and up to 2 phases on channel 2; up to 7 phases in all.  Multi-phase also allows output ripple cancellation and effective higher bandwidth control for a (...)
Test report: PDF
Schaltplan: PDF
Referenzdesigns

PMP2187 — Flyback, Linearregler für Medical Pack (5,75 V@10 mA)

This design provides isolated 5V (x2), 3.3V, 2.5V and -5V outputs. All outputs are noise filtered using Low Drop Out (LDO) linear regulators for noise sensitive applications such as medical imaging and data acquisition.
Test report: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00826 — 50-Ohm-2-GHz-Oszilloskop-Frontend – Referenzdesign

This reference design is part of an analog front-end for 50Ω-input oscilloscope application. System designers can readily use this evaluation platform to process input signals from DC to 2 GHz in both frequency-domain and time-domain applications.
Design guide: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
SOT-223 (DCQ) 6 Optionen anzeigen
SOT-23 (DBV) 5 Optionen anzeigen
VSON (DRB) 8 Optionen anzeigen
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos