DRV87002D-Q1 and DRV87003D-Q1 are single half-bridge drivers, also referred to as gate controllers. The drivers control two external NMOS FETs used to drive a bi-directional brushed-DC motors. The devices can also operate in independent half bridge mode to drive two single directional brushed-DC motors.
The devices can support supply voltages from 5.5 V to 45 V and have a low power sleep mode enabled through the nSLEEP pin. There are three options for the interface modes including a configurable PH/EN, independent half-bridge control, or PWM interface. This allows easy interfacing to the controller circuit.
DRV87002D-Q1 and DRV87003D-Q1 include Smart Gate Drive technology which offers a combination of protection features and gate-drive configurability to improve design simplicity and bring a new level of intelligence to motor systems. The gate-drive strength, or gate-drive current can be adjusted through the driver itself to optimize for different FETs and applications without the need for external resistors. Smart Gate Drive significantly reduces the component count of discrete motor-driver systems by integrating the required FET drive circuitry into a single device. The peak current can be adjusted through the IDRIVE pin for DRV8702D-Q1 and through SPI for DRV8703D-Q1. Both the high-side and low-side FETs are driven with a gate source voltage (VGS) of 10.5 V (nominal) when the VM voltage is more than 13.5 V. At lower VM voltages, the VGS is reduced. The high-side gate drive voltage is generated using a doubler-architecture charge pump that regulates to the VM + 10.5 V.
The inrush or start up current and running current can be limited through a built in fixed time-off current chopping scheme. The chopping current level is set through the sense resistor by setting a voltage on the VREF pin. See the current regulation section for more information. A shunt-amplifier is also included in the devices to provide accurate current measurements to the system controller. The SO pin outputs a voltage that is approximately 20 times the voltage across the sense resistor on the DRV8702D-Q1 device. For the DRV8703D-Q1, this gain is configurable.
The DRV870xD-Q1 device also has protection features beyond traditional discrete implementations including: undervoltage lockout (UVLO), overcurrent protection (OCP), gate driver faults, and thermal shutdown (TSD).
The device integrates a spread spectrum clocking feature for both the internal digital oscillator and internal charge pump. This feature combined with output slew rate control minimizes the radiated emissions from the device.