JAJSBK7H January 2012 – February 2018 DS125DF410
PRODUCTION DATA.
The DS125DF410 is designed to automatically operate with various multi-band data standards.
The first set of register writes constrain the coarse VCO tuning and the VCO divider ratios. When these registers are set as indicated in Table 2, the DS125DF410 restricts its coarse VCO tuning to a set of coarse tuning values. It also restricts the VCO divider ratio to the set of divider ratios required to cover the frequency bands for the desired data rate standard. This enables the DS125DF410 to acquire phase lock more quickly than would be possible if the coarse tuning range were unrestricted.
STANDARDS | DATA
RATES (Gb/s) |
VCO
FREQUENCIES (GHz) |
DIVIDER
RATIOS |
REGISTER 0x2F
VALUE (hex) |
---|---|---|---|---|
InfiniBand | 2.5, 5, 10 | 10.0 | 1, 2, 4 | 0x26 |
CPRI1 | 2.4576, 4.9152, 9.8304 | 9.8304 | 1, 2, 4 | 0x36 |
CPRI2 | 3.072, 6.144 | 12.288 | 2, 4 | 0x46 |
PROP3 | 6.25 | 12.5 | 2 | 0xA6 |
Interlaken1 | 3.125, 6.25 | 12.5 | 2, 4 | 0xB6 |
Interlaken2 | 10.3125 | 10.3125 | 1 | 0xC6 |
Ethernet | 1.25, 10.3125 | 10.0, 10.3125 | 1, 8 | 0xF6 |
As an example of the usage of the registers in Table 2, assume that the retimer is required to operate in 10 GbE or 1GbE mode. By setting register 0x2f, bits 7:4, to 4'b1111, the DS125DF410 will automatically set its divider ratio and its coarse VCO tuning setting to lock to either a 10 GbE signal (at 10.3125 Gb/s) or a 1 GbE signal (at 1.25 Gb/s) at its input.
For some standards shown in the table above, the required VCO frequency is the same for each data rate in the standard. Only the divider ratios are different. The retimer can automatically switch between the required divider ratios with a single set of register settings.
For other data rates, it is also necessary to set the expected PPM count and the PPM count tolerance. These are the values the retimer uses to detect a valid frequency lock.
For the 10 GbE and 1 GbE mode shown in the table above, two frequency groups are defined. These two frequency groups are referred to as “Group 0”, for 1 GbE, and “Group 1”, for 10 GbE. This same frequency group structure is present for all frequency modes, but for some modes the expected frequency for both groups is the same. The expected PPM count information for Group 0 is set in registers 0x60 and 0x61. For Group 1, it is set in registers 0x62 and 0x63. For both groups, the PPM count tolerance is set in register 0x64.
The value of the PPM count for either group is computed the same way from the expected data rate in Gbps, R_{Gbps}. The PPM count value, denoted N_{PPM}, is computed by N_{PPM} = R_{Gbps} × 1280.
As an example we consider the PPM count setup for 10 GbE and 1 GbE. The expected PPM count for Group 0, which in this case is 1 GbE, is set in registers 0x60 and 0x61. The expected VCO frequency for 1 G is 10.0 G. The actual data rate for 1 GbE, which is 8B/10B coded, is 1.25 Gbps. With a VCO divide ratio of 8, which is the divide ratio automatically used by the retimer for 1 GbE, this yields a VCO frequency of 10.0 GHz.
We compute the PPM count as N_{PPM} = 10.0 × 1280 = 12800. This is a decimal value. In hexadecimal, this is 0x3200.
The lower-order byte is loaded into register 0x60. The higher order byte, 0x32, is loaded into the 7 least significant bits of register 0x61. In addition, bit 7 of register 0x61 is set, indicating manual load of the PPM count.
When this is complete, register 0x60 will contain 0x00. Register 0x61 will contain 0xb2.
For the example we are considering, Group 1 is for 10 GbE. Here the actual data rate for the 64/66B encoded 10 GbE data is 10.3125 Gbps. For 10 GbE, the retimer automatically uses a divide ratio of 1, so the VCO frequency is also 10.3125 GHz. For 10 GbE, we compute the expected PPM count as N_{PPM} = 10.3125 × 1280 = 13200. Again, this is a decimal value. In hexadecimal, this is 0x3390.
The lower order byte for Group 1, 0x90, is loaded into register 0x62. The higher-order byte, 0x33, is loaded into the 7 least-significant bits of register 0x63. As with the Group 0 settings, bit 7 of register 0x63 is also set.
When this is complete, register 0x62 will contain 0x90. Register 0x63 will contain 0xb3.
Finally, register 0x64 should be set to a value of 0xff. This is the PPM count tolerance. The resulting tolerance in parts per million is given by Tol_{PPM} = (1 × 10^{-6} × N_{TOL}) / N_{PPM}. In this equation, N_{TOL} is the 4-bit tolerance value loaded into the upper or lower four bits of register 0x64. For the example we are using here, both of these values are 0xf, or decimal 15. For a PPM count value of 12800, for Group 0, this yields a tolerance of 1172 parts per million. For a PPM count value of 13200, for Group 1, this yields a tolerance of 1136 parts per million.
These tolerance values can be reduced if it is known that the frequency accuracy of the system and of the 25 MHz reference clock are very good. For most applications, however, a value of 0xff in register 0x64 will give robust performance.
For all the other standards shown in Table 2 the expected PPM count for Group 0 (registers 0x60 and 0x61) and Group 1 (registers 0x62 and 0x63) will be set the same, since there is only one VCO frequency for these standards. The expected PPM count and tolerance are computed as described above for 10 GbE and 1 GbE. The same values are written to each pair of PPM count registers for these standards.
As is the case with the standards-based mode of operation, the expected PPM count value and the PPM count tolerance must be written to registers 0x60, 0x61, 0x62, 0x63, and 0x64. These are computed exactly as described above for the standards-based mode of operation. Since the frequency-range-based mode of operation uses both Group 0 and Group 1 with the same expected PPM count, the same values should be loaded into the pairs of registers 0x60 and 0x62, and 0x61 and 0x63.
As an example, suppose that the expected data rate is 8.5 Gbps. The VCO frequency for the frequency-range based mode of operation is also 8.5 GHz. So we compute N_{PPM} = 8.5 × 1280 = 10880. This is a decimal value. In hexadecimal this is 0x2a80.
We write the lower-order byte, 0x80 into registers 0x60 and 0x62. We write the higher order byte, 0x2a, into the least-significant 7 bits of registers 0x61 and 0x63. We also set bit 7 of registers 0x61 and 0x63. When this operation is complete, registers 0x60 and 0x62 will contain a value of 0x80. Registers 0x61 and 0x63 will contain a value of 0xaa.
We also write the PPM tolerance into both the upper and lower four bits of register 0x64. If we write this register to a value of 0xff, then the PPM count tolerance in parts per million will be given by Tol_{PPM} = (1 × 10^{-6} × N_{TOL}) / N_{PPM} = 1379 parts per million. This value will be appropriate for most systems.
In summary, for data rates that correspond to the pre-defined standards for the DS125DF410, the standards-based mode of operation can be used. This mode offers automatic switching of the divide ratio (and, for 10 GbE and 1 GbE, the VCO frequency) to easily accommodate operation over harmonically-related data rates. For data rates that are not covered by the pre-defined standards, the frequency-range-based mode of operation can be used. This mode works with a fixed divider ratio, which is nominally 1. However, the divider ratio can be forced to other values if desired.
The register configuration procedure is as follow:
If there is a signal at the correct data rate present at the input to the DS125DF410, the retimer will lock to it.
In ref_mode 3, bits 5:4 of register 0x36 are set to 2'b11, it is not necessary to set the CAP DAC values the DS125DF410 determines the correct CAP DAC values automatically.
Because it is not necessary to set the CAP DAC values for Group 0 and Group 1 a-priori in ref_mode 3, the DS125DF410 can be set up to use automatically switching divider ratios and arbitrary VCO frequencies in this mode. The mapping of values in register 0x2f, bits 7:4, versus the divider ratios used for each of the two groups is shown in Table 3.
REGISTER
0x2f, Bits 7:4 |
DIVIDER
RATIO GROUP 0 |
DIVIDER
RATIO GROUP 1 |
---|---|---|
4'b0010 | 1, 2, 4 | 1, 2, 4 |
4'b0011 | 1, 2, 4 | 1, 2, 4 |
4'b0100 | 2, 4 | 2, 4 |
4'b0110 | 1, 2, 4, 8 | 1, 2, 4, 8 |
4'b1010 | 2 | 2 |
4'b1011 | 2, 4 | 2, 4 |
4'b1100 | 1 | 1 |
4'b1111 | 8 | 1 |
Note that for the entries in Table 3 where the divider ratios are the same for the two groups, the expected PPM count for the two groups does not have to be the same. Therefore, in ref_mode 3, a single set of register settings can be used to specify multiple VCO frequencies either with the same divider ratio or with different divider ratios.