JAJSBK7H January 2012 – February 2018 DS125DF410
Register 0xff, bits 3:0
Register 0xff, as described above, selects the channel or channels for channel register reads and writes. It is worth describing the operation of this register again for clarity. If bit 3 of register 0xff is set, then any channel register write applies to all channels. Channel register read operations always target only the channel specified in bits 1:0 of register 0xff regardless of the state of bit 3 of register 0xff. Read and write operations target the channel register sets only when bit 2 of register 0xff is set.
Bit 2 of register 0xff is the universal channel register enable. This bit must be set in order for any channel register reads and writes to occur. If this bit is set, then read operations from or write operations to register 0x00, for example, target channel register 0x00 for the selected channel rather than the control/shared register 0x00. In order to access the control/shared registers again, bit 2 of register 0xff should be cleared. Then the control/shared registers can again be accessed using the SMBus. Write operations to register 0xff always target the register with address 0xff in the control/shared register set. There is no other register, and specifically, no channel register, with address 0xff.
The contents of the channel select register, register 0xff, cannot be read back over the SMBus. Read operations on this register will always yield an invalid result. All eight bits of this register should always be set to the desired values whenever this register is written. Always write 0x0 to the four MSBs of register 0xff. The register set target selected by each valid value written to the channel select register is shown in Table 15.
|BROADCAST CHANNEL REGISTER SELECTION||TARGETED CHANNEL SELECTION||COMMENTS|
|0x00||Shared||N/A||N/A||All reads and writes target shared register set|
|0x04||Channel||No||0||All reads and writes target channel 0 register set|
|0x05||Channel||No||1||All reads and writes target channel 1 register set|
|0x06||Channel||No||2||All reads and writes target channel 2 register set|
|0x07||Channel||No||3||All reads and writes target channel 3 register set|
|0x0c||Channel||Yes||0||All writes target all channel register sets, all reads target channel 0 register set|
|0x0d||Channel||Yes||1||All writes target all channel register sets, all reads target channel 1 register set|
|0x0e||Channel||Yes||2||All writes target all channel register sets, all reads target channel 2 register set|
|0x0f||Channel||Yes||3||All writes target all channel register sets, all reads target channel 3 register set|