Product details

Sample rate (max) (Msps) 160 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 450 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 812 Architecture Pipeline SNR (dB) 72.7 ENOB (bit) 11.8 SFDR (dB) 88 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 160 Resolution (Bits) 14 Number of input channels 4 Interface type JESD204B Analog input BW (MHz) 450 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 812 Architecture Pipeline SNR (dB) 72.7 ENOB (bit) 11.8 SFDR (dB) 88 Operating temperature range (°C) -40 to 85 Input buffer No
VQFN (RGZ) 48 49 mm² 7 x 7
  • Quad Channel
  • 14-Bit Resolution
  • Single 1.8-V Supply
  • Flexible Input Clock Buffer with Divide-by-1, -2, -4
  • SNR = 72 dBFS, SFDR = 86 dBc at
    fIN = 70 MHz
  • Ultra-Low Power Consumption:
    • 203 mW/Ch at 160 MSPS
  • Channel Isolation: 105 dB
  • Internal Dither
  • JESD204B Serial Interface:
    • Supports Subclass 0, 1, 2
    • Supports One Lane per ADC up to 160 MSPS
  • Support for Multi-Chip Synchronization
  • Pin-to-Pin Compatible with 12-Bit Version
  • Package: VQFN-48 (7 mm × 7 mm)
  • Quad Channel
  • 14-Bit Resolution
  • Single 1.8-V Supply
  • Flexible Input Clock Buffer with Divide-by-1, -2, -4
  • SNR = 72 dBFS, SFDR = 86 dBc at
    fIN = 70 MHz
  • Ultra-Low Power Consumption:
    • 203 mW/Ch at 160 MSPS
  • Channel Isolation: 105 dB
  • Internal Dither
  • JESD204B Serial Interface:
    • Supports Subclass 0, 1, 2
    • Supports One Lane per ADC up to 160 MSPS
  • Support for Multi-Chip Synchronization
  • Pin-to-Pin Compatible with 12-Bit Version
  • Package: VQFN-48 (7 mm × 7 mm)

The ADC34J4x is a high-linearity, ultra-low power, quad-channel, 14-bit, 50-MSPS to 160-MSPS, analog-to-digital converter (ADC). The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization. The ADC34J4x family supports serial current-mode logic (CML) and JESD204B interfaces in order to reduce the number of interface lines, thus allowing high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock that is used to serialize the 14-bit data from each channel. The ADC34J4x devices support subclass 1 with interface speeds up to 3.2 Gbps.

The ADC34J4x is a high-linearity, ultra-low power, quad-channel, 14-bit, 50-MSPS to 160-MSPS, analog-to-digital converter (ADC). The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization. The ADC34J4x family supports serial current-mode logic (CML) and JESD204B interfaces in order to reduce the number of interface lines, thus allowing high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock that is used to serialize the 14-bit data from each channel. The ADC34J4x devices support subclass 1 with interface speeds up to 3.2 Gbps.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet ADC34J4x Quad-Channel, 14-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter with a JESD204B Interface datasheet (Rev. B) PDF | HTML 10 Nov 2014
Application brief Time of Flight and LIDAR - Optical Front End Design (Rev. A) PDF | HTML 29 Apr 2022
EVM User's guide ADC3xxxEVM and ADC3xJxxEVM User's Guide (Rev. D) 24 Aug 2018
White paper Minimum Power Specifications for High-Performance ADC Power-Supply Designs 31 Mar 2016
Design guide Optical Front-End System Design Guide 26 Oct 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC34J45EVM — ADC34J45 Quad-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter Evaluation Module

The ADC34J45 EVM demonstrates the performance of a low power quad 160Msps 14 bit ADC. It includes the ADC34J45 device, LMK04828 JESD204B clocking solution and TI voltage regulators to provide the necessary voltages. The input for the ADC is connected to a transformer input which can be connected to (...)

User guide: PDF
Not available on TI.com
Firmware

TI-JESD204-IP — JESD204 Rapid Design IP for FPGAs connected to TI high-speed data converters

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)
GUI for evaluation module (EVM)

SLAC667 ADC3xxx GUI Installer

lock = Requires export approval (1 minute)
Supported products & hardware

Supported products & hardware

Products
High-speed ADCs (≥10 MSPS)
ADC3244 Dual-channel 14-bit 125-MSPS analog-to-digital converter (ADC) ADC32J45 Dual-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter (ADC) ADC3444 Quad-Channel, 14-Bit, 125-MSPS Analog-to-Digital Converter (ADC) ADC34J45 Quad-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter (ADC)
Hardware development
Evaluation board
ADC3221EVM ADC3221 Dual-Channel, 12-Bit, 25-MSPS Analog-to-Digital Converter Evaluation Module ADC3224EVM ADC3224 Dual-Channel, 12-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC3241EVM ADC3241 Dual-Channel, 14-Bit, 25-MSPS Analog-to-Digital Converter Evaluation Module ADC3242EVM ADC3242 Dual-Channel, 14-Bit, 50-MSPS Analog-to-Digital Converter Evaluation Module ADC3244EVM ADC3244 dual-channel 14-bit 125-MSPS ADC evaluation module ADC32J25EVM ADC32J25 Dual-Channel, 12-Bit, 160-MSPS Analog-to-Digital Converter Evaluation Module ADC32J44EVM ADC32J44 Dual-Channel, 14-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC32J45EVM ADC32J45 Dual-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter Evaluation Module ADC3423EVM ADC3423 Quad-Channel, 12-Bit, 80-MSPS Analog-to-Digital Converter Evaluation Module ADC3424EVM ADC3424 Quad-Channel, 12-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC3442EVM ADC3442 Quad-Channel, 14-Bit, 50-MSPS Analog-to-Digital Converter Evaluation Module ADC3443EVM ADC3443 Quad-Channel, 14-Bit, 80-MSPS Analog-to-Digital Converter Evaluation Module ADC3444EVM ADC3444 Quad-Channel, 14-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC34J23EVM ADC34J23 Quad-Channel, 12-Bit, 80-MSPS Analog-to-Digital Converter Evaluation Module ADC34J24EVM ADC34J24 Quad-Channel, 12-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC34J25EVM ADC34J25 Quad-Channel, 12-Bit, 160-MSPS Analog-to-Digital Converter Evaluation Module ADC34J42EVM ADC34J42 Quad-Channel, 14-Bit, 50-MSPS Analog-to-Digital Converter Evaluation Module ADC34J43EVM ADC34J43 Quad-Channel, 14-Bit, 80-MSPS Analog-to-Digital Converter Evaluation Module ADC34J44EVM ADC34J44 Quad-Channel, 14-Bit, 125-MSPS Analog-to-Digital Converter Evaluation Module ADC34J45EVM ADC34J45 Quad-Channel, 14-Bit, 160-MSPS Analog-to-Digital Converter Evaluation Module
Simulation model

ADC34J45 IBIS Model

SBAM204.ZIP (79 KB) - IBIS Model
Simulation model

ADC34J45 IBIS-AMI Model

SBAM324.ZIP (1180 KB) - IBIS-AMI Model
Simulation model

ADC3xJxx Pspice Model

SLAM231.ZIP (14 KB) - PSpice Model
Simulation model

ADC3xJxx TINA Model

SLAM229.ZIP (4 KB) - TINA-TI Spice Model
Simulation model

ADC3xJxx TINA Reference Design

SLAM230.TSC (1083 KB) - TINA-TI Reference Design
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDA-00725 — Wide Bandwidth Optical Front-end Reference Design

This reference design implements and measures a complete 120MHz wide bandwidth optical front end comprising a high speed transimpedance amplifier, fully differential amplifier, and high speed 14-bit 160MSPS ADC with JESD204B interface.  Hardware and software are provided to evaluate the (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
VQFN (RGZ) 48 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos