Home Logic & voltage translation Flip-flops, latches & registers D-type flip-flops
Home
Logic & voltage translation
Flip-flops, latches & registers
D-type flip-flops

CD4013B

ACTIVE

CMOS Dual D-Type Flip Flop

Order now
Data sheet

CD4013B

ACTIVE
Data sheet Order now

Product details

Number of channels 2 Technology family CD4000 Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 24 IOL (max) (mA) 6.8 IOH (max) (mA) -6.8 Supply current (max) (µA) 600 Features Balanced outputs, Positive input clamp diode, Standard speed (tpd > 50ns) Operating temperature range (°C) -55 to 125 Rating Catalog
Number of channels 2 Technology family CD4000 Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 24 IOL (max) (mA) 6.8 IOH (max) (mA) -6.8 Supply current (max) (µA) 600 Features Balanced outputs, Positive input clamp diode, Standard speed (tpd > 50ns) Operating temperature range (°C) -55 to 125 Rating Catalog
SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm)
  • Asynchronous Set-Reset Capability
  • Static Flip-Flop Operation
  • Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply
  • Standardized Symmetrical Output Characteristics
  • Maximum Input Current Of 1-µA at 18 V Over Full Package Temperature Range:
    • 100 nA at 18 V and 25°C
  • Noise Margin (Over Full Package Temperature Range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V
  • Asynchronous Set-Reset Capability
  • Static Flip-Flop Operation
  • Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply
  • Standardized Symmetrical Output Characteristics
  • Maximum Input Current Of 1-µA at 18 V Over Full Package Temperature Range:
    • 100 nA at 18 V and 25°C
  • Noise Margin (Over Full Package Temperature Range):
    • 1 V at VDD = 5 V
    • 2 V at VDD = 10 V
    • 2.5 V at VDD = 15 V

The CD4013B device consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

The CD4013B types are supplied in 14-pin dual-in-line plastic packages (E suffix), 14-pin small-outline packages (M, MT, M96, and NSR suffixes), and 14-pin thin shrink small-outline packages (PW and PWR suffixes).

The CD4013B device consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

The CD4013B types are supplied in 14-pin dual-in-line plastic packages (E suffix), 14-pin small-outline packages (M, MT, M96, and NSR suffixes), and 14-pin thin shrink small-outline packages (PW and PWR suffixes).
filter Find other D-type flip-flops
Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet CD4013B CMOS Dual D-Type Flip-Flop datasheet (Rev. E) PDF | HTML Sep 30, 2016
Application note Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML Dec 15, 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 14 Ultra Librarian
PDIP (N) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos