CY74FCT821T

ACTIVE

10-Bit Bus Interface Flip-Flops with 3-State Outputs

Top

Product details

Parameters

Channels (#) 10 Technology Family FCT VCC (Min) (V) 4.75 VCC (Max) (V) 5.25 Input type TTL-Compatible CMOS Output type 3-State Clock Frequency (Max) (MHz) 100 IOL (Max) (mA) 64 IOH (Max) (mA) -32 ICC (Max) (uA) 200 Features Very high speed (tpd 5-10ns), Partial power down (Ioff) open-in-new Find other D-type flip-flop

Package | Pins | Size

SOIC (DW) 24 160 mm² 15.5 x 10.3 SSOP (DBQ) 24 52 mm² 8.65 x 6 open-in-new Find other D-type flip-flop

Features

  • Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29821
  • Reduced VOH (Typically = 3.3 V) Version of Equivalent FCT Functions
  • Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
  • Ioff Supports Partial-Power-Down Mode Operation
  • Matched Rise and Fall Times
  • Fully Compatible With TTL Input and Output Logic Levels
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)
  • 64-mA Output Sink Current
    32-mA Output Source Current
  • High-Speed Parallel Register With Positive-Edge-Triggered D-Type Flip-Flops
  • 3-State Outputs

open-in-new Find other D-type flip-flop

Description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT821T is a 10-bit-wide buffered version of the popular CY74FCT374 function. This device is ideal for use as an output port requiring high IOL/IOH.

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

open-in-new Find other D-type flip-flop
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 9
Type Title Date
* Datasheet 10-Bit Bus Interface Register With 3-State Outputs datasheet (Rev. B) Nov. 02, 2001
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
Application notes Selecting the Right Level Translation Solution (Rev. A) Jun. 22, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
User guides CYFCT Parameter Measurement Information Apr. 02, 2001
Selection guides Advanced Bus Interface Logic Selection Guide Jan. 09, 2001

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
10
Description
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

CAD/CAE symbols

Package Pins Download
SOIC (DW) 24 View options
SSOP (DBQ) 24 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos