Top

Product details

Parameters

Features I2C aggregation GPIO management Frequency (Max) (kHz) 10000 Supply restrictions Host side 1.8V to 3.3V Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other I2C level shifters, buffers & hubs

Package | Pins | Size

WQFN (RHU) 56 55 mm² 11 x 5 open-in-new Find other I2C level shifters, buffers & hubs

Features

  • Supports Control Signal Management and I2C Aggregation Across Four Ports
  • Combine Multiple FPC401s to Control 56 Total Ports Through a Single Host Interface
  • Eliminates Need for Discrete I2C Muxes, LED Drivers, and High-Pin-Count FPGA/CPLD Control Devices
  • Reduces PCB Routing Complexity by Handling All Low-Speed Control Signals Close to the Port
  • Selectable I2C (Up to 1 MHz) or SPI (Up to 10 MHz) Host Control Interface
  • Automatic Pre-Fetching of Critical, User-Specified Data From the Modules
  • Low Single-Port and Multi-Port Read/Write Latency: <50 µs for SPI Mode, <400 µs for I2C Mode
  • Broadcast Mode Allows Writes to All Ports Simultaneously Across All FPC401 Controllers
  • Advanced LED Features for Port Status Indication, Including Programmable Blinking and Dimming
  • Customizable Interrupt Events
  • Separate Host-Side I/O Voltage: 1.8-V to 3.3-V
  • Small QFN Package Enabling Placement on Bottom Side of PCB Underneath Ports

All trademarks are the property of their respective owners.

open-in-new Find other I2C level shifters, buffers & hubs

Description

The FPC401 quad port controller serves as a low-speed signal aggregator for common port types such as SFP+, QSFP+, and SAS. The FPC401 aggregates all low-speed control and I2C signals across four ports and presents a single easy-to-use management interface to the host (I2C or SPI). Multiple FPC401s can be used in high-port-count applications with one common control interface to the host. The FPC401 is designed to allow placement on the bottom side of the PCB, underneath the press fit connector, to simplify routing. This localized control of the ports’ low-speed signals cuts system BOM cost by enabling the use of smaller IO count control devices (FPGAs, CPLDs, MCUs) and by reducing routing layer congestion.

open-in-new Find other I2C level shifters, buffers & hubs
Download

More Information

Full data sheet, IBIS models, and device GUI profile are available. Request now

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet FPC401 Quad Port Controller datasheet Dec. 07, 2016
User guide FPC401 and FPC402 Evaluation Module (EVM) User ’s Guide (Rev. B) Sep. 03, 2019
Technical article Solve the challenge of too many wires in high-speed networking equipment Jan. 26, 2017
More literature Advanced Signal Conditioning Made Easy and Efficient Jan. 12, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
299
Description
The FPC401EVM aggregates all low-speed signals of two stacked on-board QSFP and SFP cages and LEDs, allowing full control of the four ports through a single I2C or SPI interface. The on-board MSP430 controller and GUI allow for easy configuration and testing of the FPC401 with both I2C and SPI and (...)
Features
  • On-board SPI/I2C controller for easy programming via USB port
  • On-board QSFP+ and SFP+ cages with LEDs
  • Reference layout for placement of FPC401 underneath SFP+ cage

Design tools & simulation

SIMULATION MODEL Download
SNLM209.ZIP (222 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SIMULATION TOOL Download
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
WQFN (RHU) 56 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos