LM2104
107-V, 0.5-A/0.8-A half-bridge gate driver with 8-V UVLO, dead time and shutdown
LM2104
- Drives two N-channel MOSFETs in half-bridge configuration
- 8-V typical undervoltage lockout on GVDD
- 107-V absolute maximum voltage on BST
- –19.5-V absolute maximum negative transient voltage handling on SH
- 0.5-A/0.8-A peak source/sink currents
- 475-ns typical fixed internal dead-time
- Built-in cross conduction prevention
- 115-ns typical propagation delay
- Shutdown logic input pin SD
- Single input pin IN
The LM2104 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The IN pin allows the device to be used in single PWM input applications, and the SD pin allows the controller to disable the drivers outputs by turning them off when the SD pin is low, regardless of the IN pin state.
The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2104 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.
Similar products you might be interested in
Same functionality with different pin-out to the compared device
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
LM2105EVM — LM2105 evaluation module for 105-V half-bridge driver with integrated bootstrap diode
The LM2105 evaluation module (EVM) is a platform for evaluating LM2105 performance. LM2105 is a 105-V, boot-voltage, high-side, low-side driver with 0.5-A peak source and 0.8-A sink current for driving two N-channel metal–oxide–semiconductor field-effect transistors (MOSFETs). The same (...)
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.