SN74AVC2T244

X2SON (DQE)

1 mm² 1.4 x 1

X2SON (DQM)

2 mm² 1.8 x 1.2

Wide Operating V_CC Range of 0.9 V to 3.6 V
Low Static-Power Consumption, 6-µA Max I_CC
Output Enable Feature Allows User to Disable Outputs to Reduce Power Consumption
±24-mA Output Drive at 3.0 V
I_off Supports Partial Power-Down-Mode Operation
Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
Maximum Data Rates
- 380 Mbps (1.8-V to 3.3-V Translation)
- 200 Mbps (<1.8-V to 3.3-V Translation)
- 200 Mbps (Translate to 2.5 V or 1.8 V)
- 150 Mbps (Translate to 1.5 V)
- 100 Mbps (Translate to 1.2 V)
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 5000-V Human-Body Model (A114-A)

Wide Operating V_CC Range of 0.9 V to 3.6 V
Low Static-Power Consumption, 6-µA Max I_CC
Output Enable Feature Allows User to Disable Outputs to Reduce Power Consumption
±24-mA Output Drive at 3.0 V
I_off Supports Partial Power-Down-Mode Operation
Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
Maximum Data Rates
- 380 Mbps (1.8-V to 3.3-V Translation)
- 200 Mbps (<1.8-V to 3.3-V Translation)
- 200 Mbps (Translate to 2.5 V or 1.8 V)
- 150 Mbps (Translate to 1.5 V)
- 100 Mbps (Translate to 1.2 V)
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 5000-V Human-Body Model (A114-A)

This 2-bit unidirectional translator uses two separate configurable power-supply rails. The A port is designed to track V_CCA. V_CCA accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track V_CCB. V_CCB accepts any supply voltage from 0.9 V to 3.6 V. This allows for low-voltage translation between 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.6-V voltage nodes. For the SN74AVC2T244, when the output-enable ( OE) input is high, all outputs are placed in the high-impedance state. The SN74AVC2T244 is designed so that the OE input circuit is referenced to V_CCA. This device is fully specified for partial-power-down applications using Ioff. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Download

Technical documentation

star

= Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 16

	Type	Title	Date
*	Data sheet	SN74AVC2T244 2-Bit Unidirectional Voltage-level Translator datasheet (Rev. C)	12 Mar 2021
	Selection guide	Voltage Translation Buying Guide (Rev. A)	15 Apr 2021
	Selection guide	Logic Guide (Rev. AB)	12 Jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)	02 Dec 2015
	Application note	Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)	30 Apr 2015
	User guide	SN74AVC2T244EVM	19 Sep 2011
	User guide	LOGIC Pocket Data Book (Rev. B)	16 Jan 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection	08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)	22 Jun 2004
	More literature	Logic Cross-Reference (Rev. A)	07 Oct 2003
	More literature	LCD Module Interface Application Clip	09 May 2003
	User guide	AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C)	20 Aug 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards	13 Jun 2002
	Application note	16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)	22 May 2002
	Application note	Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)	07 Jul 1999
	Application note	AVC Logic Family Technology and Applications (Rev. A)	26 Aug 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

SN74AVC2T244EVM — SN74AVC2T244 Evaluation Module

The SN74AVC2T244 is a 2-bit voltage level translator. This translator is a single direction voltage translator, with OE. When the output-enable (OE) input is high, all outputs are placed in the high-impedance state. The A port is designed to track VCCA. VCCA accepts any supply voltage from 0.9V to (...)

document-pdfAcrobat

User guide

In stock

Limit: 1

Evaluation board

TAS6424EQ1EVM — TAS6424E-Q1 evaluation module 75-W, 2-MHz, quad-channel digital input Class-D audio amplifier

The TAS6424EQ1EVM evaluation module (EVM) showcases the TAS6424E-Q1, a 2.1-Mhz, four-channel, digital input Class-D audio amplifier solution for automotive infotainment. The 2.1-Mhz switching frequency allows to significantly reduce inductor size.The TAS6424E-Q1 delivers 25 W (10% THD+N) per (...)

document-pdfAcrobat

User guide

In stock

Limit: 2

Simulation model

SN74AVC2T244 IBIS Model

SCEM543.ZIP (55 KB) - IBIS Model

Download

Reference designs

TIDEP-0075 — Industrial Communications Gateway PROFINET IRT to PROFIBUS Master Reference Design

PROFINET is becoming the leading industrial Ethernet protocol in automation due to its high-speed, deterministic communications and enterprise connectivity. However, as the world’s most popular fieldbus, PROFIBUS’s importance and usage will continue for many years due to legacy (...)

Reference designs

TIDEP0078 — OPC UA Data Access Server for AM572x Reference Design

OPC UA is an industrial machine-to-machine protocol designed to allow interoperability and communication between all machines connected under Industry 4.0. This reference design demonstrates use of the Matrikon OPC™ OPC UA server development kit (SDK) to allow communications using an OPC UA (...)

Reference designs

TIDEP0025 — Single Chip Drive for Industrial Communications and Motor Control

This reference design implements hardware interface based on the HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The platform also allows you to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables designs with a low (...)

Reference designs

TIDA-01572 — Stereo Evaluation Module Reference Design of the Digital Input, Class-D, IV Sense Audio Amplifier

This reference design provides a high-performance stereo audio subsystem for use in PC applications. It operates off a single supply, ranging from 4.5 V to 16 V, and features the TAS2770, a digital-input Class-D audio amplifier that provides excellent noise and distortion performance and is (...)

document-pdfAcrobat

Reference designs

TIDEP0022 — ARM MPU with Integrated BiSS C Master Interface Reference Design

Implementation of BiSS C Master protocol on Industrial Communication Sub-System (PRU-ICSS). The design provides full documentation and source code for Programmable Realtime Unit (PRU).

Reference designs

TIDEP0035 — ARM MPU with Integrated HIPERFACE DSL Master Interface Reference Design

This reference design implements HIPERFACE DSL master protocol on Industrial Communication Sub-System (PRU-ICSS). The two-wire interface allows integration of position feedback wires into motor cable. It consists of AM437x PRU-ICSS firmware and TIDA-00177 transceiver reference design.

Reference designs

TIDEP0050 — EnDat 2.2 System Reference Design

This reference design implements EnDat 2.2 Master protocol stack and hardware interface based on HEIDENHAIN EnDat 2.2 standard for position or rotary encoders. The design is composed of EnDat 2.2 Master protocol stack, half-duplex communications using RS-485 transceivers and the line termination (...)