Home Logic & voltage translation Flip-flops, latches & registers Counters
Home
Logic & voltage translation
Flip-flops, latches & registers
Counters

SN74LV4040A

ACTIVE

12-Bit Asynchronous Binary Counter

Order now
Data sheet

SN74LV4040A

ACTIVE
Data sheet Order now

Product details

Function Counter Bits (#) 12 Technology family LV-A Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 85 Rating Catalog
Function Counter Bits (#) 12 Technology family LV-A Input type Standard CMOS Output type Push-Pull Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Operating temperature range (°C) -40 to 85 Rating Catalog
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOP (NS) 16 79.56 mm² (10.2 mm × 7.8 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm) TVSOP (DGV) 16 23.04 mm² (3.6 mm × 6.4 mm) SSOP (DB) 16 48.36 mm² (6.2 mm × 7.8 mm) VQFN (RGY) 16 14 mm² (4 mm × 3.5 mm) PDIP (N) 16 181.42 mm² (19.3 mm × 9.4 mm)
  • 2V to 5.5V VCC operation
  • Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) 2.3V at VCC = 3.3V, TA = 25°C
  • Support mixed-mode voltage operation on all ports
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Individual switch controls
  • Extremely low input current
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • 2V to 5.5V VCC operation
  • Typical VOLP (output ground bounce) <0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) 2.3V at VCC = 3.3V, TA = 25°C
  • Support mixed-mode voltage operation on all ports
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Individual switch controls
  • Extremely low input current
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, class II

The ’LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally.

The ’LV4040A devices are 12-bit asynchronous binary counters with the outputs of all stages available externally.
filter Find other Counters
Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SN74LV4040A 12-Bit Asynchronous Binary Counters datasheet (Rev. K) PDF | HTML Sep 4, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74LV4040A IBIS Model

SCEM149.ZIP (16 KB) - IBIS model
Supported products & hardware
Reference design

TIDA-010005 — Software-Configurable Cardiac Pacemaker Detection Module Reference Design

This reference design implements a compact hardware-based circuit to detect the pacemaker pulse during ECG measurement. It provides indication of valid pace signal through a flag and onboard LED. This design enables the user to configure various parameters of the pace signal (amplitude, rise time, (...)
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 16 Ultra Librarian
SOP (NS) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian
TVSOP (DGV) 16 Ultra Librarian
SSOP (DB) 16 Ultra Librarian
VQFN (RGY) 16 Ultra Librarian
PDIP (N) 16 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos