Product details


Features Buffer, Enable Pin Frequency (Max) (kHz) 400 VCCA (Min) (V) 0.9 VCCA (Max) (V) 5.25 VCCB (Min) (V) 2.7 VCCB (Max) (V) 5.25 Supply restrictions No rule Rating Automotive Operating temperature range (C) -40 to 125 open-in-new Find other I2C level shifters, buffers & hubs

Package | Pins | Size

VSSOP (DGK) 8 15 mm² 3 x 4.9 open-in-new Find other I2C level shifters, buffers & hubs


  • AEC-Q100 Qualified for Automotive Applications
    • Device Temperature: –40°C to 125°C TA
    • Device HBM Classification Level: ±5500-V
    • Device CDM Classification Level: ±1000-V
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9-V to
    5.25-V on A-side
  • Operating Supply Voltage Range of 2.7-V to
    5.25-V on B-side
  • Voltage-Level Translation From 0.9-V to 5.25-V and 2.7-V to 5.25-V
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.25-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

All trademarks are the property of their respective owners.

open-in-new Find other I2C level shifters, buffers & hubs


The TCA9517-Q1 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It supplies bidirectional voltage-level translation (up-translation/ down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.25 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without loss of performance, even during level shifting.

The TCA9517-Q1 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517-Q1 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are overvoltage tolerant to 5.25 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The buffer design on the B-side prevents its use in series with devices that use static voltage offset. The devices do not recognize buffered low signals as a valid low, and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.25 V. The output low level for this internal buffer is approximately 0.5 V. The input voltage must be more than 70 mV below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.25 V, and drive more current. They do not require the buffered low feature (or the static offset voltage). A low signal on the B-side translates to a nearly 0 V low on the A-side. This accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low. The input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517-Q1 devices can be connected together. This allows many topographies (See Figure 8 and Figure 9 ) with the A-side as the common bus. The A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517-Q1 devices can be connected in series, A-side to B-side, with no buildup in offset voltage, and with only time-of-flight delays to consider. The TCA9517-Q1 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517-Q1 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517-Q1 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Higher termination currents can be used in some cases.

open-in-new Find other I2C level shifters, buffers & hubs

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet TCA9517-Q1 Level-Shifting I2C Bus Repeater datasheet Jun. 27, 2018

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide
I2C designer tool
I2C-DESIGNER — Use the I2C Designer tool to quickly resolve conflicts in addressing, voltage level and frequency in I2C based designs. Enter master and slave inputs to automatically generate an I2C tree or easily build a custom solution. This tool will help designers save time and comply with the I2C standard with (...)
  • GUI-based web application
  • Exportable designs
  • JSON file uploader
  • Bill of materials generator

CAD/CAE symbols

Package Pins Download
VSSOP (DGK) 8 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​