Fault protected local interconnect network (LIN) transceiver with dominant state timeout



Product details


Protocols LIN Number of channels (#) 1 Supply voltage (V) 4 to 45 Bus fault voltage (V) -58 to 58 Signaling rate (Max) (Mbps) 0.02 Rating Automotive Operating temperature range (C) -40 to 125 Low power mode Sleep, Standby Isolated No open-in-new Find other CAN & LIN transceivers & SBCs

Package | Pins | Size

SOIC (D) 8 19 mm² 4.9 x 3.9 VSON (DRB) 8 9 mm² 3 x 3 open-in-new Find other CAN & LIN transceivers & SBCs


  • AEC-Q100 (Grade 1) Qualified for automotive applications
  • Compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4 electrical physical layer (EPL) specification
  • Conforms to SAE J2602-1 LIN network for vehicle applications
  • Functional Safety-Capable
  • Supports 12-V and 24-V applications
  • LIN transmit data rate up to 20-kbps
  • LIN receive data rate up to 100 kbps
  • Wide operational supply voltage range from 4 V to 48 V
  • Sleep mode: ultra-low current consumption allows wake-up event from:
    • LIN bus
    • Local wake up through EN
  • Power up and down glitch free operation on LIN bus and RXD output
  • Protection features:
    • ±60 V LIN bus fault tolerant
    • Under voltage protection on VSUP
    • TXD Dominant time out protection (DTO)
    • Thermal shutdown protection
    • Unpowered node or ground disconnection failsafe at system level.
  • Available in SOIC (8) and leadless VSON (8) with wettable flanks
open-in-new Find other CAN & LIN transceivers & SBCs


The TLIN2029A-Q1 is a local interconnect network (LIN) physical layer transceiver with integrated wake-up and protection features, compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2 A and ISO/DIS 17987–4 standards. LIN is a single-wire bidirectional bus typically used for in-vehicle networks using data rates up to 20 kbps. The TLIN2029A-Q1 is designed to support 12-V and 24-V applications with wider operating voltage and additional bus-fault protection.

The LIN receiver supports data rates up to 100 kbps for faster in-line programming. The TLIN2029A-Q1 converts the data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through the open-drain RXD pin. Ultra-low current consumption is possible using the sleep mode which allows wake-up via LIN bus or EN pin.

open-in-new Find other CAN & LIN transceivers & SBCs
Similar products you might be interested in
open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
NEW TLIN1029A-Q1 ACTIVE TLIN1029A-Q1 Local Interconnect Network (LIN) Transceiver with Dominant State Timeout Optimized for 12-V battery support

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet TLIN2029A-Q1 Fault Protected LIN Transceiver with Dominant State Timeout datasheet Feb. 15, 2021
Functional safety information TLIN2029A-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA Feb. 16, 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide
This EVM helps designers evaluate device performance, support fast development and analyze automotive local interconnect network (LIN) systems using TLIN2029 LIN physical layer transceiver devices.
  • Easy access to all pins of the LIN transceiver
  • Master node pullup resistance can be enabled by a series jumper
  • Pads provided for common protection and filtering components

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
SOIC (D) 8 View options
SON (DRB) 8 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​