For additional terms or required resources, click any title below to view the detail page where available.
EVALUATION BOARD Download
SIMULATION MODEL Download
The TPS51206EVM-745 evaluation module (EVM) uses the TPS51206. The TPS51206 is a sink/source double data rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low-input voltage, low cost, low external component count systems where space is a key (...)
- VDD voltage: support 5-V rail and 3.3-V rail
- VLDOIN, VDDQ voltage range: 1.2 Vâ1.8 V
- Build-in, onboard transient load (with both sinking and sourcing capability) to emulate the sink/source transient behavior which helps to evaluate the dynamic performance. For ease of use, both load step and timing of (...)
SLUM198.ZIP (56 KB) - PSpice Model SIMULATION MODEL Download
SLUM248.ZIP (42 KB) - TINA-TI Spice Model SIMULATION MODEL Download
SLUM249.TSC (142 KB) - TINA-TI Reference Design REFERENCE DESIGNS Download REFERENCE DESIGNS Download REFERENCE DESIGNS Download
Power Solution for Xilinx FPGA Zynq 7 (1.8V@0.15A) REFERENCE DESIGNS Download
PMP8251 — This reference design featuring multiple of the TPS54325 and other TI power devices, is a complete power solution for Xilinx Zynq FPGA. From 12V input, this reference solution provides all the power rails required by Zynq FPGA including DDR3 memory.