CDCE18005

AKTIV

5/10 Ausgänge Taktpuffer mit Teiler

Jetzt bestellen

Datenblatt

document-pdfAcrobat Five/Ten Output Clock Programmable Buffer datasheet (Rev. B) (Englisch)

CDCE18005

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Number of outputs

5

Additive RMS jitter (typ) (fs)

200

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Output skew (ps)

25

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

LVPECL

Input type

LVPECL

Number of outputs

5

Additive RMS jitter (typ) (fs)

200

Core supply voltage (V)

3.3

Output supply voltage (V)

3.3

Output skew (ps)

25

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

LVPECL

Input type

LVPECL

VQFN (RGZ)

48

49 mm² (7 mm × 7 mm)

Universal Input Buffers That Accept LVPECL, LVDS, or LVCMOS Level Signaling
Fully Configurable Outputs Including Frequency, Output Format, and Output Skew
Output Multiplexer That Serves as a Clock Switch Between the Three Reference Inputs
and the Outputs
Clock Generation Via AT-Cut Crystal
Integrated EEPROM Determines Device Configuration at Power-up
Low Additive Jitter Performance
Universal Output Blocks Support up to 5 Differential, 10 Single-ended, or
Combinations of Differential or Single-ended:
- Low Additive Jitter
- Output Frequency up to 1.5 GHz
- LVPECL, LVDS, LVCMOS, and Special High Output Swing Modes
- Independent Output Dividers Support Divide Ratios from 1–80
- Independent limited Coarse Skew Control on all Outputs
Flexible Inputs:
- Two Universal Differential Inputs Accept Frequencies up to 1500 MHz (LVPECL),
  800 MHz (LVDS), or 250 MHz (LVCMOS).
- One Auxiliary Input Accepts Crystal. Auxiliary Input Accepts Crystals in the Range of
  2 MHz–42 MHz
- Clock Generator Mode Using Crystal Input.
Typical Power Consumption 1W at 3.3V
Offered in QFN-48 Package
ESD Protection Exceeds 2kV HBM
Industrial Temperature Range –40°C to 85°C

Universal Input Buffers That Accept LVPECL, LVDS, or LVCMOS Level Signaling
Fully Configurable Outputs Including Frequency, Output Format, and Output Skew
Output Multiplexer That Serves as a Clock Switch Between the Three Reference Inputs
and the Outputs
Clock Generation Via AT-Cut Crystal
Integrated EEPROM Determines Device Configuration at Power-up
Low Additive Jitter Performance
Universal Output Blocks Support up to 5 Differential, 10 Single-ended, or
Combinations of Differential or Single-ended:
- Low Additive Jitter
- Output Frequency up to 1.5 GHz
- LVPECL, LVDS, LVCMOS, and Special High Output Swing Modes
- Independent Output Dividers Support Divide Ratios from 1–80
- Independent limited Coarse Skew Control on all Outputs
Flexible Inputs:
- Two Universal Differential Inputs Accept Frequencies up to 1500 MHz (LVPECL),
  800 MHz (LVDS), or 250 MHz (LVCMOS).
- One Auxiliary Input Accepts Crystal. Auxiliary Input Accepts Crystals in the Range of
  2 MHz–42 MHz
- Clock Generator Mode Using Crystal Input.
Typical Power Consumption 1W at 3.3V
Offered in QFN-48 Package
ESD Protection Exceeds 2kV HBM
Industrial Temperature Range –40°C to 85°C

The CDCE18005 is a high performance clock distributor featuring a high degree of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM. Specifically tailored for buffering clocks for data converters and high-speed digital signals, the CDCE18005 achieves low additive jitter in the 50 fs RMS⁽¹⁾ range. The clock distribution block includes five individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (up to 1.5 GHz⁽²⁾

filter

Andere Taktpuffer suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 2

Top-Dokumentation	Typ	Titel	Format-Optionen	Neueste englische Version herunterladen	Datum
*	Datenblatt	Five/Ten Output Clock Programmable Buffer datasheet (Rev. B)			21.11.2012
	Benutzerhandbuch	Low Phase Noise Clock Evaluation Module — up to 1.5 Ghz			11.11.2008

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

CDCE18005EVM — CDCE18005EVM-Evaluierungsmodul

The CDCE18005 is a high performance clock generator and distributor featuring a high degree of configurability via a SPI interface, and programmable start up modes determined by on-board EEPROM. Specifically tailored for buffering clocks for data converters and high-speed digital signals, the (...)

Unterstützte Produkte und Hardware

Vorrätig

Limit:

Zum Bestellen bitte anmelden

lock

Melden Sie sich an, um den Lagerbestand einzusehen

??asset.out-of-stock-ti_de_DE??

Nicht verfügbar

Support-Software