Produktdetails

Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
X2SON (DTQ) 6 0.8 mm² 1 x 0.8
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Top-Dokumentation Typ Titel Format-Optionen Datum
* Data sheet JFE2325 Dual, Low-Power, N-Channel JFET for Electret Microphones datasheet (Rev. A) PDF | HTML 18 Jun 2026
EVM User's guide JFE2325 Evaluation Module User's Guide PDF | HTML 09 Dez 2025

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

JFE2325EVM — JFE2325 – Evaluierungsmodul

DIE Evaluierungsplatine JFE2325 ermöglicht die Integration des Bausteins JFE2325 im DTQ-Gehäuse in ein einfach zu verwendendes Standard-PDIP-Gehäuse mit einer Breite von zweimal 300 mil. Die Leiterplatte kann in einer Standard-PDIP-Buchse verwendet werden. Die Platinenabmessungen betragen 550 mil (...)
Benutzerhandbuch: PDF | HTML
Simulationsmodell

JFE2325 PSpice Model

SLVMF68.ZIP (62 KB) - PSpice Model
Simulationsmodell

JFE2325 SPICE Model

SLVMF24.ZIP (1 KB) - TISpice Model
Simulationsmodell

JFE2325 TINA-TI Reference Design

SLVMF25.TSC (10 KB) - TINA-TI Reference Design
Simulationsmodell

JFE2325 TINA-TI SPICE Model

SLVMF26.ZIP (3 KB) - TINA-TI Spice Model
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
X2SON (DTQ) 6 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos