デュアル・チャネル、8 ビット、500MSPS AD コンバータ(ADC)

製品詳細

Sample rate (max) (Msps) 500 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 46 ENOB (Bits) 7.2 SFDR (dB) 55 Operating temperature range (°C) -40 to 70 Input buffer Yes
Sample rate (max) (Msps) 500 Resolution (Bits) 8 Number of input channels 2 Interface type Parallel LVDS Analog input BW (MHz) 2000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.84 Power consumption (typ) (mW) 1250 Architecture Folding Interpolating SNR (dB) 46 ENOB (Bits) 7.2 SFDR (dB) 55 Operating temperature range (°C) -40 to 70 Input buffer Yes
LQFP (PGE) 144 484 mm² 22 x 22

  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

  • Key Specifications

    Resolution

    8 Bits

    Max Conversion Rate

    500 MSPS

    Code Error Rate

    10 −18 (typ)

    ENOB @ 125 MHz Input

    7.2 Bits (typ)

    DNL

    ±0.15 LSB (typ)

  • Power Consumption
  • Operating in 1:2 Demux Output

    1.25W (typ)

    Power Down Mode

    3.3 mW (typ)


  • Single +1.9V ±0.1V Operation
  • Duty Cycle Corrected Sample Clock

  • Key Specifications

    Resolution

    8 Bits

    Max Conversion Rate

    500 MSPS

    Code Error Rate

    10 −18 (typ)

    ENOB @ 125 MHz Input

    7.2 Bits (typ)

    DNL

    ±0.15 LSB (typ)

  • Power Consumption
  • Operating in 1:2 Demux Output

    1.25W (typ)

    Power Down Mode

    3.3 mW (typ)


    The ADC08DL500 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL500 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.2 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10 −18 Code Error Rate (C.E.R.)

    The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C TA +70°C) temperature range.


    The ADC08DL500 is a dual, low power, high performance, CMOS analog-to-digital converter. The ADC08DL500 digitizes signals to 8 bits of resolution at sample rates up to 500 MSPS. Consuming a typical 1.2 Watts in demultiplex mode at 500 MSPS from a single 1.9 Volt supply, this device is guaranteed to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.2 Effective Number of Bits (ENOB) with a 125 MHz input signal and a 500 MHz sample rate while providing a 10 −18 Code Error Rate (C.E.R.)

    The converter typically consumes 3.3 mW in the Power Down Mode and is available in a lead-free 144-lead LQFP and operates over the modified Industrial (-40°C TA +70°C) temperature range.


    ダウンロード

    技術資料

    star =TI が選定したこの製品の主要ドキュメント
    結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
    1 をすべて表示
    種類 タイトル 最新の英語版をダウンロード 日付
    * データシート ADC08DL500 Low Power, 8-Bit, Dual 500 MSPS A/D Converter データシート (Rev. C) 2011年 3月 25日

    購入と品質

    記載されている情報:
    • RoHS
    • REACH
    • デバイスのマーキング
    • リード端子の仕上げ / ボールの原材料
    • MSL 定格 / ピーク リフロー
    • MTBF/FIT 推定値
    • 使用原材料
    • 認定試験結果
    • 継続的な信頼性モニタ試験結果
    記載されている情報:
    • ファブの拠点
    • 組み立てを実施した拠点