ホーム インターフェイス LVDS、M-LVDS、PECL の各 IC
ホーム
インターフェイス
LVDS、M-LVDS、PECL の各 IC

TB5T1

アクティブ

5V、デュアル、全二重、PECL トランシーバ

ご注文はこちら
データシート

TB5T1

アクティブ
データシート ご注文はこちら

製品詳細

Function Transceiver Protocols PECL Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 100 Input signal PECL, TTL Output signal PECL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols PECL Number of transmitters 2 Number of receivers 2 Signaling rate (Mbps) 100 Input signal PECL, TTL Output signal PECL, TTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Functional Replacement for the Agere BTF1A
  • Driver Features
    • Third-State Logic Low Output
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • No Line Loading when VCC = 0
    • Capable of Driving 50- loads
    • 2.0-ns Maximum Propagation Delay
    • 0.2-ns Output Skew (typical)
  • Receiver Features
    • High-Input Impedance Approximately 8 k
    • 4.0-ns Maximum Propagation Delay
    • 50-mV Hysteresis
    • Slew Rate Limited (1 ns min 80% to 20%)
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • -1.1-V to 7.1-V Input Voltage Range
  • Common Device Features
    • Common Enable for Each Driver/Receiver Pair
    • Operating Temperature Range: -40°C to 85°C
    • Single 5.0 V ± 10% Supply
    • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package
  • Functional Replacement for the Agere BTF1A
  • Driver Features
    • Third-State Logic Low Output
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • No Line Loading when VCC = 0
    • Capable of Driving 50- loads
    • 2.0-ns Maximum Propagation Delay
    • 0.2-ns Output Skew (typical)
  • Receiver Features
    • High-Input Impedance Approximately 8 k
    • 4.0-ns Maximum Propagation Delay
    • 50-mV Hysteresis
    • Slew Rate Limited (1 ns min 80% to 20%)
    • ESD Protection HBM > 3 kV, CDM > 2 kV
    • -1.1-V to 7.1-V Input Voltage Range
  • Common Device Features
    • Common Enable for Each Driver/Receiver Pair
    • Operating Temperature Range: -40°C to 85°C
    • Single 5.0 V ± 10% Supply
    • Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.

The TB5T1 device is a dual differential driver/receiver circuit that transmits and receives digital data over balanced transmission lines. The dual drivers translate input TTL logic levels to differential pseudo-ECL output levels. The dual receivers convert differential-input logic levels to TTL output levels. Each driver or receiver pair has its own common enable control allowing serial data and a control clock to be transmitted and received on a single integrated circuit. The TB5T1 requires the customer to supply termination resistors on the circuit board.

The power-down loading characteristics of the receiver input circuit are approximately 8 k relative to the power supplies; hence, it does not load the transmission line when the circuit is powered down.

In circuits with termination resistors, the line remains impedance- matched when the circuit is powered down. The driver does not load the line when it is powered down.

All devices are characterized for operation from -40°C to 85°C.

The logic inputs of this device include internal pull-up resistors of approximately 40 k that are connected to VCC to ensure a logical high level input if the inputs are open circuited.
filter その他の LVDS、M-LVDS、PECL の各 IC を検索
ダウンロード 字幕付きのビデオを表示 ビデオ

お客様が関心を持ちそうな類似品

open-in-new 代替品と比較
比較対象デバイスと同等の機能で、ピン配置が異なる製品。
TB5R2 アクティブ クワッド PECL ライン レシーバ Quad PECL receiver

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
1 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート TB5T1, Dual Differential PECL Driver/Receiver データシート (Rev. C) 2007/10/23

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

シミュレーション・モデル

TB5T1DW IBIS Model

SLLC205.ZIP (15 KB) - IBIS モデル
サポート対象の製品とハードウェア
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
SOIC (D) 16 Ultra Librarian
TI の評価基板に関する標準契約約款が適用されます。

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

投稿されたすべてのフォーラムトピック (英語) を表示

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ