OPA835
- Ultra-Low Power
- Supply Voltage: 2.5 V to 5.5 V
- Quiescent Current: 250 µA/ch (Typical)
- Power Down Mode: 0.5 µA (Typical)
- Bandwidth: 56 MHz (AV = 1 V/V)
- Slew Rate: 160 V/µs
- Rise Time: 10 ns (2 VSTEP)
- Settling Time (0.1%): 55 ns (2 VSTEP)
- Overdrive Recovery Time: 200 ns
- SNR: 0.00015% (–116.4 dBc) at 1 kHz (1 VRMS)
- THD: 0.00003% (–130 dBc) at 1 kHz (1 VRMS)
- HD2/HD3: –70 dBc/–73 dBc at 1 MHz (2 VPP)
- Input Voltage Noise: 9.3 nV/√ Hz (f = 100 kHz)
- Input Offset Voltage: 100 µV (±500-µV Maximum)
- CMRR: 113 dB
- Output Current Drive: 40 mA
- RRO: Rail-to-Rail Output
- Input Voltage Range: –0.2 V to 3.9 V (5-V Supply)
- Operating Temperature Range: –40°C to +125°C
The OPA835 and OPA2835 devices (OPAx835) are single and dual ultra-low-power, rail-to-rail output, negative-rail input, voltage-feedback (VFB) operational amplifiers designed to operate over a power supply range of 2.5-V to 5.5-V with a single supply, or ±1.25-V to ±2.75-V with a dual supply. Consuming only 250 µA per channel and with a unity gain bandwidth of 56 MHz, these amplifiers set an industry-leading performance-to-power ratio for rail-to-rail amplifiers.
For battery-powered, portable applications where power is of key importance, the low power consumption and high-frequency performance of the OPA835 and OPA2835 devices offers performance versus power that is not attainable in other devices. Coupled with a power-savings mode to reduce current to < 1.5 µA, these devices offer an attractive solution for high-frequency amplifiers in battery-powered applications.
The OPA835 RUN package option includes integrated gain-setting resistors for the smallest possible footprint on a printed-circuit-board (approximately 2.00 mm × 2.00 mm). By adding circuit traces on the PCB, gains of +1, –1, –1.33, +2, +2.33, –3, +4, –4, +5, –5.33, +6.33, –7, +8 and inverting attenuations of –0.1429, –0.1875, –0.25, –0.33, –0.75 can be achieved. See Table 9-1 and Table 9-2 for details.
The OPA835 and OPA2835 devices are characterized for operation over the extended industrial temperature range of –40°C to +125°C.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | OPAx835 Ultra-Low-Power, Rail-to-Rail Out, Negative Rail In, VFB Op Amp datasheet (Rev. J) | PDF | HTML | 2021. 3. 11 | |
| e북 | E-book: An engineer’s guide to industrial robot designs | 2020. 2. 12 | |||
| Application brief | Higher accuracy using an external amplifier in ultrasonic flow measurement | 2019. 2. 5 | |||
| e북 | The Signal e-book: A compendium of blog posts on op amp design topics | PDF | HTML | 2017. 3. 28 | ||
| 애플리케이션 노트 | OPA835 Op Amp Applications (Rev. B) | 2016. 10. 19 | |||
| 아날로그 디자인 학술지 | Designing for low distortion with high-speed op amps | 2005. 3. 2 | |||
| 애플리케이션 노트 | Voltage Feedback vs. Current Feedback Op Amps | 1998. 11. 30 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ADS7945EVM-PDK — ADS7945 성능 데모 키트
The ADS794xEVM-PDK is designed to evaluate the ADS7945 and ADS7946 analog-to-digital converters. These converters are 14-bit dual-channel differential SAR converters with a maximum throughput rate of 2MSPS. The ADS7945 offers fully-differential input voltages while the ADS7946’s pseudo (...)
OPA835IDBVEVM — DBV 패키지용 OPA835 평가 모듈
The OPA835IDBVEVM is an evaluation module for the single, OPA835 in the DBV (6-lead SOT-23) package.
The OPA835IDBVEVM and OPA836IDBVEVM are designed to quickly demonstrate the functionality and versatility of the amplifier(s). The EVM is ready to connect to power, signal source, and test (...)
ANALOG-ENGINEER-CALC — PC software analog engineer's calculator
아날로그 엔지니어의 계산기는 아날로그 회로 설계 엔지니어가 정기적으로 사용하는 많은 반복 계산의 속도를 높이도록 설계되었습니다. 이 PC 기반 툴은 피드백 저항을 사용한 연산 증폭기 게인 설정부터 아날로그-디지털 컨버터(ADC) 드라이브 버퍼 회로 안정화를 위한 적절한 회로 설계 요소 선택에 이르기까지 다양한 일반적인 계산 목록이 포함된 그래픽 인터페이스를 제공합니다.
이 계산기는 독립 실행형 툴로 유용할 뿐만 아니라 아날로그 엔지니어의 포켓 레퍼런스에 설명된 개념과도 잘 어울립니다.
TIDA-00778 — 정착 시간 <1-us의 전류 감지 1, 2, 3 션트 FOC 3상 인버터 레퍼런스 디자인
TIDA-00929 — 아크 신호 캡처를 위한 스펙트럼 분석기 신호 조절 및 처리 레퍼런스 디자인
TIPD168 — 저전력 및 초소형 폼팩터에 최적화된 12비트 데이터 수집 레퍼런스 디자인 3개
This Verified Precision Design details the design procedure, simulated results, and showcases the actual performance of a 12-bit discrete data acquisition block using the ADS7042, optimized for extremely low power, small form factor applications for the following three different optimizations:
(...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOT-23 (DBV) | 6 | Ultra Librarian |
| WQFN (RUN) | 10 | Ultra Librarian |