홈 인터페이스 I2C & I3C ICs I2C 범용 I/O(GPIO)
홈
인터페이스
I2C & I3C ICs
I2C 범용 I/O(GPIO)

TCA6424

새 설계에 권장하지 않음

인터럽트, 리셋 및 구성 레지스터를 지원하는 24비트 변환 1.65~5.5V I2C/SMBus I/O 확장기

지금 주문
데이터시트
TCA6424은(는) 새 설계에 권장하지 않습니다
이 제품은 이전 설계를 지원하기 위해 계속 생산 중이지만 새로운 설계에 사용하는 것은 권장하지 않습니다. 다음 대안 중 하나를 고려하십시오.
open-in-new 대안 비교
비교 대상 장치와 유사한 기능
TCA6424A 활성 인터럽트, 리셋 및 구성 레지스터를 지원하는 24비트 변환 1.65~5.5V I2C/SMBus I/O 확장기 TCA6424A is an enhanced version of the TCA6424 with performance enhancements related to Interrupt and Reset.

TCA6424

새 설계에 권장하지 않음
데이터시트 지금 주문

제품 상세 정보

Number of I/Os 24 Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
Number of I/Os 24 Supply voltage (min) (V) 1.65 Supply voltage (max) (V) 5.5 Rating Catalog Frequency (max) (MHz) 0.4 Operating temperature range (°C) -40 to 85
UQFN (RGJ) 32 25 mm² 5 x 5
  • Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
  • Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between:
    • 1.8-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 2.5-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 3.3-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 5-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  • I2C to Parallel Port Expander
  • Low Standby Current Consumption of 1 μA
  • Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs
    • Vhys = 0.18 V Typ at 1.8 V
    • Vhys = 0.25 V Typ at 2.5 V
    • Vhys = 0.33 V Typ at 3.3 V
    • Vhys = 0.5 V Typ at 5 V
  • 5-V Tolerant I/O Ports
  • Active-Low Reset (RESET) Input
  • Open-Drain Active-Low Interrupt (INT) Output
  • 400-kHz Fast I2C Bus
  • Input/Output Configuration Register
  • Polarity Inversion Register
  • Internal Power-On Reset
  • Power Up With All Channels Configured as Inputs
  • No Glitch On Power Up
  • Noise Filter on SCL/SDA Inputs
  • Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

All trademarks are the property of their respective owners.

  • Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
  • Allows Bidirectional Voltage-Level Translation and GPIO Expansion Between:
    • 1.8-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 2.5-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 3.3-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
    • 5-V SCL/SDA and
      1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  • I2C to Parallel Port Expander
  • Low Standby Current Consumption of 1 μA
  • Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs
    • Vhys = 0.18 V Typ at 1.8 V
    • Vhys = 0.25 V Typ at 2.5 V
    • Vhys = 0.33 V Typ at 3.3 V
    • Vhys = 0.5 V Typ at 5 V
  • 5-V Tolerant I/O Ports
  • Active-Low Reset (RESET) Input
  • Open-Drain Active-Low Interrupt (INT) Output
  • 400-kHz Fast I2C Bus
  • Input/Output Configuration Register
  • Polarity Inversion Register
  • Internal Power-On Reset
  • Power Up With All Channels Configured as Inputs
  • No Glitch On Power Up
  • Noise Filter on SCL/SDA Inputs
  • Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

All trademarks are the property of their respective owners.

This 24-bit I/O expander for the two-line bidirectional bus (I2C) is designed to provide general-purpose remote I/O expansion for most microcontroller families via the I2C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide VCC range. It can operate from 1.65 V to 5.5 V on the P-port side and on the SDA/SCL side. This allows the TCA6424 to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to the dropping power supplies of microprocessors and microcontrollers, some PCB components, such as LEDs, remain at a 5-V power supply.

The bidirectional voltage level translation in the TCA6424 is provided through VCCI. VCCI should be connected to the VCC of the external SCL/SDA lines. This indicates the VCC level of the I2C bus to the TCA6424. The voltage level on the P-port of the TCA6424 is determined by the VCCP.

The TCA6424 consists of three 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the TCA6424 in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I2C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6424 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C bus. Thus, the TCA6424 can remain a simple slave device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I2C address and allow up to two devices to share the same I2C bus or SMBus.

This 24-bit I/O expander for the two-line bidirectional bus (I2C) is designed to provide general-purpose remote I/O expansion for most microcontroller families via the I2C interface [serial clock (SCL) and serial data (SDA)].

The major benefit of this device is its wide VCC range. It can operate from 1.65 V to 5.5 V on the P-port side and on the SDA/SCL side. This allows the TCA6424 to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to the dropping power supplies of microprocessors and microcontrollers, some PCB components, such as LEDs, remain at a 5-V power supply.

The bidirectional voltage level translation in the TCA6424 is provided through VCCI. VCCI should be connected to the VCC of the external SCL/SDA lines. This indicates the VCC level of the I2C bus to the TCA6424. The voltage level on the P-port of the TCA6424 is determined by the VCCP.

The TCA6424 consists of three 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the TCA6424 in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I2C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6424 open-drain interrupt (INT) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I2C bus. Thus, the TCA6424 can remain a simple slave device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I2C address and allow up to two devices to share the same I2C bus or SMBus.
open-in-new 기타 I2C 범용 I/O(GPIO) 찾기
다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기2
유형 직함 날짜
* Data sheet TCA6424 Low Voltage 24-Bit I2C and SMBus I/O Expander datasheet (Rev. B) 2014/06/12
Application note Programming Fun Lights With TI's TCA6507 2007/11/30

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

시뮬레이션 모델

TCA6424 IBIS Model

SCPM015.ZIP (138 KB) - IBIS Model
다운로드
시뮬레이션 툴

PSPICE-FOR-TI — TI 설계 및 시뮬레이션 툴용 PSpice®

TI용 PSpice®는 아날로그 회로의 기능을 평가하는 데 사용되는 설계 및 시뮬레이션 환경입니다. 완전한 기능을 갖춘 이 설계 및 시뮬레이션 제품군은 Cadence®의 아날로그 분석 엔진을 사용합니다. 무료로 제공되는 TI용 PSpice에는 아날로그 및 전력 포트폴리오뿐 아니라 아날로그 행동 모델에 이르기까지 업계에서 가장 방대한 모델 라이브러리 중 하나가 포함되어 있습니다.

TI 설계 및 시뮬레이션 환경용 PSpice는 기본 제공 라이브러리를 이용해 복잡한 혼합 신호 설계를 시뮬레이션할 수 있습니다. 레이아웃 및 제작에 (...)
요청
시뮬레이션 툴

TINA-TI — SPICE 기반 아날로그 시뮬레이션 프로그램

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
사용 설명서: PDF
옵션 보기
레퍼런스 디자인

TIDA-00309 — 디스플레이 포트 비디오 4:1 애그리게이션 레퍼런스 디자인

This verified reference design is a complete four channel DisplayPort aggregation and de-aggregation solution. One TLK10022 is used to aggregate four synchronous DisplayPort (DP) sources together into one 10.8 Gbps serial link. The serial data is transferred via copper or optical fiber where a (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00269 — 기가비트 이더넷 링크 애그리게이터 레퍼런스 디자인

The Gigabit Ethernet Link Aggregator reference design features the TLK10081 device which is a multi-rate link aggregator intended for use in high-speed bi-directional point-to-point data transmission systems to reduce the number of physical links by multiplexing lower speed serial links into higher (...)
Test report: PDF
회로도: PDF
레퍼런스 디자인

TIDA-00234 — 2개 이상의 SFP+ 광학 포트가 있는 시스템을 위한 듀얼 채널 XAUI-SFI 레퍼런스 디자인

The TIDA-00234 XAUI to SFI reference design is intended for Enterprise and Service Provider Networking applications like Ethernet Switches and Routers that implement multiple 10G Ethernet compliant Optical (SFP+) ports. This reference design features the TLK10232 device which is the most compact (...)
Test report: PDF
회로도: PDF
패키지 핀 다운로드
UQFN (RGJ) 32 옵션 보기
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상