TCA9517
- Two-Channel Bidirectional Buffer
- I2C Bus and SMBus Compatible
- Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
- Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
- Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
- Footprint and Functional Replacement for PCA9515B
- Active-High Repeater-Enable Input
- Open-Drain I2C I/O
- 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
- Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
- High-Impedance I2C Pins When Powered-Off
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 5500 V Human-Body Model (A114-A)
- 200 V Machine Model (A115-A)
- 1000 V Charged-Device Model (C101)
The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.
The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.
The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).
The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.
The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.
The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.
The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.
VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.
As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) | PDF | HTML | 2017. 7. 28 | |
| 애플리케이션 노트 | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024. 7. 3 | ||
| 애플리케이션 노트 | I2C Dataline Handoff Delay | PDF | HTML | 2021. 7. 14 | ||
| 애플리케이션 노트 | Why, When, and How to use I2C Buffers | 2018. 5. 23 | |||
| 기술 문서 | Quick fixes to common I2C headaches | PDF | HTML | 2017. 4. 24 | ||
| 애플리케이션 노트 | Choosing the Correct I2C Device for New Designs | PDF | HTML | 2016. 9. 7 | ||
| 선택 가이드 | I2C Infographic Flyer | 2015. 12. 3 | |||
| 애플리케이션 노트 | Understanding the I2C Bus | PDF | HTML | 2015. 6. 30 | ||
| 애플리케이션 노트 | Maximum Clock Frequency of I2C Bus Using Repeaters | 2015. 5. 15 | |||
| 애플리케이션 노트 | I2C Bus Pull-Up Resistor Calculation | PDF | HTML | 2015. 2. 13 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DS90UH981-Q1EVM — DS90UH981-Q1 DSI-FPD-Link IV 브리지 시리얼라이저 평가 모듈
DS90UH981-Q1MEVM — DS90UH981-Q1 DSI-FPD-Link IV 브리지 시리얼라이저 평가 모듈
DS90UH983-Q1EVM — DS90UH983-Q1 DisplayPort-FPD-Link IV 브리지 시리얼라이저 평가 모듈
DS90UH983-Q1MEVM — DS90UH983-Q1 DisplayPort-FPD-Link IV 브리지 시리얼라이저 평가 모듈
DS90UH984-Q1EVM — DS90UH984-Q1 FPD-Link IV - 임베디드 DisplayPort 브리지 디시리얼라이저 평가 모듈
DS90UH984-Q1MEVM — DS90UH984-Q1 FPD-Link IV - 임베디드 DisplayPort 브리지 디시리얼라이저 평가 모듈
DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV~OpenLDI 디시리얼라이저 평가 모듈
DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV~OpenLDI 디시리얼라이저 평가 모듈
I2C-DESIGNER — I2C 디자이너 툴
TIDA-00403 — TLV320AIC3268 miniDSP 코덱을 사용한 초음파 거리 측정 레퍼런스 디자인
The TIDA-00403 reference design uses off-the-shelf EVMs for ultrasonic distance measurement solutions using algorithms within the TLV320AIC3268 miniDSP. In conjunction with TI’s PurePath Studio design suite, a robust and user configurable ultrasonic distance measurement system can be designed (...)
TIDA-00420 — ADC 기반, 디지털 절연, 넓은 입력, 16채널, AC/DC 이진 입력 레퍼런스 설계
이 레퍼런스 설계는 강화 절연을 지원하는 비용 최적화되고 확장 가능한 ADC 기반 AC/DC BIM(이진 입력 모듈) 아키텍처를 보여줍니다. 10 또는 12비트 SAR ADC의 16개 채널이 여러 바이너리 입력을 감지하는 데 사용됩니다. 연산 증폭기는 채널당 비용을 낮게 유지할 뿐만 아니라 각 입력에 최적의 신호 조절 기능을 제공합니다. 호스트 MCU 또는 프로세서를 절연하는 데 디지털 아이솔레이터(기본 또는 강화)가 사용됩니다. 진단을 위해 온도, 습도 및 자기장을 측정할 수 있는 프로비저닝이 제공됩니다. 구성 가능한 출력을 (...)
TIDA-00972 — 견고한 2m 회선 통신을 지원하는 ±2% 정확도의 습도 센서 레퍼런스 디자인
이 레퍼런스 설계는 테스트 결과를 사용하여 센서 모듈의 개발 및 제조 시 주요 고려 사항을 다룹합니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| VSSOP (DGK) | 8 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.