홈 마이크로컨트롤러(MCU) 및 프로세서 마이크로프로세서 및 DSP 오디오 및 레이더 DSP SoC
홈
마이크로컨트롤러(MCU) 및 프로세서
마이크로프로세서 및 DSP
오디오 및 레이더 DSP SoC

TMS320C6211B

활성

C62x 고정 소수점 DSP - 최대 167MHz

지금 주문하기
데이터 시트
정오표

TMS320C6211B

활성
데이터 시트 지금 주문하기

제품 상세 정보

CPU 32-/64-bit Frequency (MHz) 167 Rating Catalog Operating temperature range (°C) to
CPU 32-/64-bit Frequency (MHz) 167 Rating Catalog Operating temperature range (°C) to
BGA (ZFN) 256 729 mm² 27 x 27 PBGA (GFN) 256 729 mm² 27 x 27
  • Excellent Price/Performance Digital Signal Processors (DSPs): TMS320C62x™ (TMS320C6211 and TMS320C6211B)
    • Eight 32-Bit Instructions/Cycle
    • C6211, C6211B, C6711, and C6711B are Pin-Compatible
    • 150-, 167-MHz Clock Rates
    • 6.7-, 6-ns Instruction Cycle Time
    • 1200, 1333 MIPS
    • Extended Temperature Device (C6211B)
  • VelociTI™ Advanced Very Long Instruction Word (VLIW) C62x™ DSP Core (C6211/11B)
    • Eight Highly Independent Functional Units:
      • Six ALUs (32-/40-Bit)
      • Two 16-Bit Multipliers (32-Bit Results)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation
    • Bit-Field Extract, Set, Clear
    • Bit-Counting
    • Normalization
  • L1/L2 Memory Architecture
    • 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
    • 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
    • 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories: SRAM and EPROM
    • Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
    • Access to Entire Memory Map
  • Two Multichannel Buffered Serial Ports (McBSPs)
    • Direct Interface to T1/E1, MVIP, SCSA Framers
    • ST-Bus-Switching Compatible
    • Up to 256 Channels Each
    • AC97-Compatible
    • Serial-Peripheral-Interface (SPI) Compatible (Motorola™)
  • Two 32-Bit General-Purpose Timers
  • Flexible Phase-Locked-Loop (PLL) Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 256-Pin Ball Grid Array (BGA) Package (GFN and ZFN Suffixes)
  • 0.18-µm/5-Level Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.8-V Internal

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
  • Excellent Price/Performance Digital Signal Processors (DSPs): TMS320C62x™ (TMS320C6211 and TMS320C6211B)
    • Eight 32-Bit Instructions/Cycle
    • C6211, C6211B, C6711, and C6711B are Pin-Compatible
    • 150-, 167-MHz Clock Rates
    • 6.7-, 6-ns Instruction Cycle Time
    • 1200, 1333 MIPS
    • Extended Temperature Device (C6211B)
  • VelociTI™ Advanced Very Long Instruction Word (VLIW) C62x™ DSP Core (C6211/11B)
    • Eight Highly Independent Functional Units:
      • Six ALUs (32-/40-Bit)
      • Two 16-Bit Multipliers (32-Bit Results)
    • Load-Store Architecture With 32 32-Bit General-Purpose Registers
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
  • Instruction Set Features
    • Byte-Addressable (8-, 16-, 32-Bit Data)
    • 8-Bit Overflow Protection
    • Saturation
    • Bit-Field Extract, Set, Clear
    • Bit-Counting
    • Normalization
  • L1/L2 Memory Architecture
    • 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
    • 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
    • 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
  • Device Configuration
    • Boot Mode: HPI, 8-, 16-, and 32-Bit ROM Boot
    • Endianness: Little Endian, Big Endian
  • 32-Bit External Memory Interface (EMIF)
    • Glueless Interface to Asynchronous Memories: SRAM and EPROM
    • Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
    • 512M-Byte Total Addressable External Memory Space
  • Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels)
  • 16-Bit Host-Port Interface (HPI)
    • Access to Entire Memory Map
  • Two Multichannel Buffered Serial Ports (McBSPs)
    • Direct Interface to T1/E1, MVIP, SCSA Framers
    • ST-Bus-Switching Compatible
    • Up to 256 Channels Each
    • AC97-Compatible
    • Serial-Peripheral-Interface (SPI) Compatible (Motorola™)
  • Two 32-Bit General-Purpose Timers
  • Flexible Phase-Locked-Loop (PLL) Clock Generator
  • IEEE-1149.1 (JTAG) Boundary-Scan-Compatible
  • 256-Pin Ball Grid Array (BGA) Package (GFN and ZFN Suffixes)
  • 0.18-µm/5-Level Metal Process
    • CMOS Technology
  • 3.3-V I/Os, 1.8-V Internal

TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

The TMS320C62x™ DSPs (including the TMS320C6211/C6211B devices) compose one of the fixed-point DSP families in the TMS320C6000™ DSP platform. The TMS320C6211 (C6211) and TMS320C6211B (C6211B) devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 1333 million instructions per second (MIPS) at a clock rate of 167 MHz, the C6211/C6211B device offers cost-effective solutions to high-performance DSP programming challenges. The C6211/C6211B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6211/C6211B can produce two multiply-accumulates (MACs) per cycle for a total of 333 million MACs per second (MMACS). The C6211/C6211B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6211/C6211B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6211/C6211B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

The TMS320C62x™ DSPs (including the TMS320C6211/C6211B devices) compose one of the fixed-point DSP families in the TMS320C6000™ DSP platform. The TMS320C6211 (C6211) and TMS320C6211B (C6211B) devices are based on the high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 1333 million instructions per second (MIPS) at a clock rate of 167 MHz, the C6211/C6211B device offers cost-effective solutions to high-performance DSP programming challenges. The C6211/C6211B DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6211/C6211B can produce two multiply-accumulates (MACs) per cycle for a total of 333 million MACs per second (MMACS). The C6211/C6211B DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6211/C6211B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM and asynchronous peripherals.

The C6211/C6211B has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.
filter 기타 오디오 및 레이더 DSP SoC 찾기
다운로드 스크립트와 함께 비디오 보기 비디오
TI에서 제공하는 설계 지원 없음

이 제품은 새로운 콘텐츠 또는 소프트웨어 업데이트와 같은 새로운 프로젝트에 대한 TI의 지속적인 설계 지원을 받지 않습니다. 가능한 경우 제품 폴더에서 관련 자료, 소프트웨어 및 툴을 확인할 수 있습니다. TI E2ETM 지원 포럼에서 보관된 정보를 검색할 수도 있습니다.

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
61개 모두 보기
상위 문서 유형 직함 형식 옵션 날짜
* Data sheet TMS320C6211, TMS320C6211B Fixed-Point Digital Signal Processors datasheet (Rev. L) 2004/06/09
* Errata TMS320C6211/TMS320C6211B DSPs Silicon Errata (Revs 1.0, 1.1, 2.1, 2.2, 3.0, 3.1) (Rev. L) 2004/05/28
Application note How to Migrate CCS 3.x Projects to the Latest CCS (Rev. A) PDF | HTML 2021/05/19
Application note Introduction to TMS320C6000 DSP Optimization 2011/10/06
User guide TMS320C62x DSP CPU and Instruction Set Reference Guide (Rev. A) 2010/05/20
User guide TMS320C6000 DSP Peripherals Overview Reference Guide (Rev. Q) 2009/07/02
Application note TMS320C6000 EMIF-to-External SDRAM Interface (Rev. E) 2007/09/04
Application note Thermal Considerations for the DM64xx, DM64x, and C6000 Devices 2007/05/20
User guide TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (Rev. E) 2007/04/11
User guide TMS320C6000 DSP Multichannel Buffered Serial Port (McBSP) Reference Guide (Rev. G) 2006/12/14
User guide TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (Rev. C) 2006/11/15
User guide TMS320C6000 CPU and Instruction Set Reference Guide (Rev. G) 2006/07/11
User guide TMS320C6000 DSP Host-Post Interface (HPI) Reference Guide (Rev. C) 2006/01/01
Application note Migrating from TMS320C6211B/C6711/C6711B and C6713 to TMS320C6713B (Rev. H) 2005/11/11
Application note Migrating From TMS320C6211B/C6711/C6711B/C6711C to TMS320C6711D (Rev. H) 2005/11/10
User guide TMS320C6000 DSP Power-Down Logic and Modes Reference Guide (Rev. C) 2005/03/01
User guide TMS320C6000 DSP 32-bit Timer Reference Guide (Rev. B) 2005/01/25
User guide TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide (Rev. B) 2004/06/08
Application note TMS320C6000 Tools: Vector Table and Boot ROM Creation (Rev. D) 2004/04/26
Application note TMS320C6000 Board Design: Considerations for Debug (Rev. C) 2004/04/21
Application note TMS320C6000 McBSP Initialization (Rev. C) 2004/03/08
Application note TMS320C621x/671x EDMA Performance Data 2004/03/05
Application note TMS320C621x/TMS320C671x EDMA Architecture 2004/03/05
User guide TMS320C6000 DSP Designing for JTAG Emulation Reference Guide 2003/07/31
User guide TMS320C6000 DSP Cache User's Guide (Rev. A) 2003/05/05
Application note Migrating from TMS320C6211 to TMS320C6211B 2003/04/28
Application note Using IBIS Models for Timing Analysis (Rev. A) 2003/04/15
Application note Extended Precision Radix-4 Fast Fourier Transform Implemented on the TMS320C62x 2002/11/23
Application note TMS320C6000 McBSP Interface to an ST-BUS Device (Rev. B) 2002/06/04
Application note TMS320C6000 HPI to PCI Interfacing Using the PLX PCI9050 (Rev. C) 2002/04/17
Application note TMS320C6000 DMA Example Applications (Rev. A) 2002/04/10
Application note TMS320C6000 Board Design for JTAG (Rev. C) 2002/04/02
Application note TMS320C6000 EMIF to External Flash Memory (Rev. A) 2002/02/13
Application note Using a TMS320C6000 McBSP for Data Packing (Rev. A) 2001/10/31
Application note TMS320C6000 Enhanced DMA: Example Applications (Rev. A) 2001/10/24
Application note Interfacing theTMS320C6000 EMIFto a PCI Bus Using the AMCC S5933 PCI Controller (Rev. A) 2001/09/30
Application note TMS320C6000 Host Port to MC68360 Interface (Rev. A) 2001/09/30
Application note TMS320C6000 EMIF to External Asynchronous SRAM Interface (Rev. A) 2001/08/31
Application note TMS320C6000 Host Port to the i80960 Microprocessors Interface (Rev. A) 2001/08/31
Application note Using the TMS320C6000 McBSP as a High Speed Communication Port (Rev. A) 2001/08/31
Application note TMS320C6000 System Clock Circuit Example (Rev. A) 2001/08/15
Application note TMS320C6000 McBSP to Voice Band Audio Processor (VBAP) Interface (Rev. A) 2001/07/23
Application note TMS320C6000 McBSP: AC'97 Codec Interface (TLV320AIC27) (Rev. A) 2001/07/10
Application note TMS320C6000 McBSP: Interface to SPI ROM (Rev. C) 2001/06/30
Application note TMS320C6000 Host Port to MPC860 Interface (Rev. A) 2001/06/21
Application note TMS320C6000 McBSP: IOM-2 Interface (Rev. A) 2001/05/21
Application note ETSI Math Operations in C for the TMS320C62x (Rev. A) 2000/11/13
Application note TMS320C621x/C671x EDMA Queue Management Guidelines 2000/11/07
Application note Optimizing JPEG on the TMS320C6211 2-Level Cache DSP 2000/09/13
Application note Circular Buffering on TMS320C6000 (Rev. A) 2000/09/12
Application note TMS320C6000 McBSP as a TDM Highway (Rev. A) 2000/09/11
Application note MPEG-2 Video Decoder: TMS320C62x (TM) DSP Implementation 2000/02/29
Application note TMS320C6000 u-Law and a-Law Companding with Software or the McBSP 2000/02/02
Application note General Guide to Implement Logarithmic and Exponential Operations on Fixed-Point 2000/01/31
Application note G.723.1 Dual Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/01/04
Application note G.729/A Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/01/04
Application note GSM Enhanced Full Rate Speech Coder: Multichannel TMS320C62x Implementation (Rev. B) 2000/01/04
Application note IS-127 Enhanced Var Rate Speech Coder:Multichannel TMS320C62x Implementation (Rev. B) 2000/01/04
Application note TMS320C6000 C Compiler: C Implementation of Intrinsics 1999/12/07
Application note TMS320C6000 McBSP: I2S Interface 1999/09/08
Application note On the Implementation of MPEG-4 Motion Compensation Using the TMS320C62x 1999/07/29

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

디버그 프로브

LB-3P-TRACE32-DSP — DSP(디지털 신호 프로세서)용 Lauterbach TRACE32 디버그 및 트레이스 시스템

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

발송: Lauterbach GmbH
View Options
드라이버 또는 라이브러리

AEC-AER — Acoustic echo cancellation/removal for TI C64x+, C674x, C55x and Cortex®-A8 processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드 옵션
드라이버 또는 라이브러리

C64X-DSPLIB — Download TMS320C64x DSP Library

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드
드라이버 또는 라이브러리

C67X-DSPLIB — Download TMS320C67x DSP Library

TMS320C6000 Digital Signal Processor Library (DSPLIB) is a platform-optimized DSP function library for C programmers. It includes C-callable, general-purpose signal-processing routines that are typically used in computationally intensive real-time applications. With these routines, higher (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드
드라이버 또는 라이브러리

FAXLIB — FAX library (FAXLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드 옵션
드라이버 또는 라이브러리

SPRC122 — C62x/C64x Fast Run-Time Support Library

The C62x/64x FastRTS Library is an optimized, floating-point function library for C programmers using either TMS320C62x or TMS320C64x devices. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By replacing the current (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드
드라이버 또는 라이브러리

VOLIB — Voice library (VoLIB) for C66x, C64x+ and C55x processors

Voice Library - VoLIB provides components that, together, facilitate the development of the signal processing chain for Voice over IP applications such as infrastructure, enterprise, residential gateways and IP phones. Together with optimized implementations of ITU-T voice codecs, that can be (...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어
다운로드 옵션
시뮬레이션 모델

C6211B GFN Rev 3.0 BSDL Model (Rev. B)

SPRM036B.ZIP (5 KB) - BSDL Model
다운로드
패키지 핀 CAD 기호, 풋프린트 및 3D 모델
BGA (ZFN) 256 Ultra Librarian
PBGA (GFN) 256 Ultra Librarian
TI의 평가 항목에 대한 표준 약관이 적용됩니다.

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

포럼 주제 모두 보기(영문)

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상