TPS659037
- Seven Step-Down Switched-Mode Power Supply (SMPS)
Regulators:
- One 0.7 to 1.65 V at 6 A (10-mV
Steps)
- Dual-Phase Configuration With Digital Voltage Scaling (DVS) Control
- One 0.7 to 1.65 V at 4 A (10-mV
Steps)
- Dual-Phase Configuration With DVS Control
- One 0.7 to 3.3 V at 3 A (10 or 20-mV
Steps)
- Single-Phase Configuration
- This Regulator can be Combined With the 6 A Resulting in a 9-A Triple-Phase Regulator (DVS Controlled)
- Two 0.7 to 3.3 V at 2 A (10 or 20-mV
Steps)
- Single-Phase Configuration
- One Regulator With DVS Control That can also be Configured as a 3-A Regulator
- Two 0.7 to 3.3 V at 1 A (10 or 20-mV
Steps)
- Single-Phase Configuration
- One Regulator With DVS Control
- Output Current Measurement in All Except 1-A SMPS Regulators
- Differential Remote Sensing (Output and Ground) in Dual-Phase and Triple-Phase Regulators
- Hardware and Software-Controlled Eco-mode™ up to 5 mA with 15-µA Quiescent Current
- Short-Circuit Protection
- Powergood Indication (Voltage and Overcurrent Indication)
- Internal Soft-Start for In-Rush Current Limitation
- Ability to synchronize SMPS to External Clock or Internal Fallback Clock With Phase Synchronization
- One 0.7 to 1.65 V at 6 A (10-mV
Steps)
- Seven
General-Purpose Low Dropout Regulators (LDOs) with 50-mV Steps:
- Two 0.9 to 3.3-V LDOs at 300 mA With Preregulated Supply
- Two 0.9 to 3.3-V LDOs at 200 mA With Preregulated Supply
- One 0.9 to 3.3-V LDOs at 50 mA With Preregulated Supply
- One 100-mA USB LDO
- One 0.9 to 3.3-V, Low-Noise LDO up to 100 mA (Low-Noise Performance up to 50 mA)
- Two Additional LDOs for PMU Internal Use
- Short-Circuit Protection
- Clock Management 16-MHz Crystal Oscillator
and 32-kHz RC Oscillator
- One Buffered 32-kHz Output
- Real-Time Clock (RTC) With Alarm Wake-Up Mechanism
- 12-bit Sigma-Delta General-Purpose Analog-to-Digital-Converter (GPADC) With Three External Input Channels and Six Internal Channels for Self Monitoring
- Thermal Monitoring
- High Temperature Warning
- Thermal Shutdown
- Control
- Configurable Power-Up and Power-Down Sequences (One-Time Programmable [OTP])
- Configurable Sequences Between the SLEEP and ACTIVE States (OTP Programmable)
- One Dedicated Digital Output Signal (REGEN) that can be Included in the Start-Up Sequence
- Three Digital Output Signals MUXed With GPIO that can be Included in the Start-Up Sequence
- Selectable Control Interface
- One Serial Peripheral Interface (SPI) for Resource Configurations and DVS Control
- Two I2C Interfaces. One Dedicated for DVS Control, and a General Purpose I2C Interface for Resource Configuration and DVS Control
- Undervoltage Lockout
- System Voltage Range from 3.135 to 5.25 V
- Package
Options
- 12-mm × 12-mm 169-pin nFBGA with 0,8-mm Pin Pitch
The TPS659037 device is an integrated power-management IC (PMIC). The device provides seven configurable step-down converters with up to 6 A of output current for memory, processor core, input-output (I/O), or preregulation of LDOs. One of these configurable step-down converters can be combined with another 3-A regulator to allow up to 9 A of output current. All of the step-down converters can synchronize to an external clock source between 1.7 MHz and 2.7 MHz, or an internal fallback clock at 2.2 MHz.
The TPS659037 device contains seven LDO regulators for external use. These LDO regulators can be supplied from either a system supply or a preregulated supply. The power-up and power-down controller is configurable and supports any power-up and power-down sequences (OTP based). The TPS659037 device includes a 32-kHz RC oscillator to sequence all resources during power up and power down. In cases where a fast start up is needed, a 16-MHz crystal oscillator is also included to quickly generate a stable 32-kHz for the system. All LDOs and SMPS converters can be controlled by the SPI or I2C interface, or by power request signals. In addition, voltage scaling registers allow transitioning the SMPS to different voltages by SPI, I2C, or roof and floor control.
One dedicated pin in each package can be configured as part of the power-up sequence to control external resources. General-purpose input-output (GPIO) functionality is available and two GPIOs can be configured as part of the power-up sequence to control external resources. Power request signals enable power mode control for power optimization. The device includes a general-purpose sigma-delta analog-to-digital converter (GPADC) with three external input channels.
The TPS659037 device is available in a 13-pin × 13-pin nFBGA package with a 0,8-mm pitch.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | TPS659037 Power management unit (PMU) for processor datasheet (Rev. G) | PDF | HTML | 2018. 8. 20 | |
| * | 사용 설명서 | TPS659037 Register Map (Rev. B) | 2018. 9. 21 | ||
| 애플리케이션 노트 | TPS659037 Design Checklist (Rev. B) | 2022. 6. 9 | |||
| 애플리케이션 노트 | POR Generation in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 Devices (Rev. A) | 2018. 9. 21 | |||
| 사용 설명서 | TPS659037 user's guide to power AM574x, AM572x, and AM571x (Rev. F) | 2018. 3. 16 | |||
| 애플리케이션 노트 | Guide to Using the GPADC in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 de (Rev. A) | 2017. 12. 13 | |||
| 기술 문서 | How to implement remote sense in your PMIC | PDF | HTML | 2016. 11. 17 | ||
| 기술 문서 | Using PMICs to support a wide range of power sequencing requirements | PDF | HTML | 2016. 11. 1 | ||
| 기술 문서 | Using TPS659037 to power the Sitara AM57x processors | PDF | HTML | 2016. 2. 16 | ||
| 애플리케이션 노트 | TPS659037 Design Guide | 2015. 9. 21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
TPS659037EVM-090 — TPS659037 전원 관리 IC 평가 모듈
The TPS659037 device is an integrated power-management integrated circuit (PMIC) for industrial and consumer applications. The device provides seven configurable step-down converters with up to 6A of output current for memory, processor core, input/output (I/O), or pre-regulation of LDOs. (...)
BEAGLE-3P-BBONE-AI — 임베디드 인공 지능을 위한 BeagleBone® AI AM5729 개발 보드
Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments, Sitara™ AM5729 processor, developers have access to a highly integrated and (...)
TPS659037 Unencrypted PSpice Transient Model Package (Rev. A)
TIDA-010010 — 산업용 기가비트 이더넷 PHY 레퍼런스 설계
TIDEP-0075 — 산업용 통신 게이트웨이 PROFINET IRT - PROFIBUS 마스터 레퍼런스 디자인
TIDEP0046 — DSP 가속화용 OpenCL을 사용한 AM57x의 몬테카를로 시뮬레이션 레퍼런스 디자인
TI’s high performance ARM® Cortex®-A15 based AM57x processors also integrate C66x DSPs. These DSPs were designed to handle high signal and data processing tasks that are often required by industrial, automotive and financial applications. The AM57x OpenCL implementation makes it easy (...)
TIDEP0047 — TI의 AM57x 프로세서를 사용한 전력 및 열 설계 고려 사항 레퍼런스 설계
This is a reference design based on the AM57x processor and companion TPS659037 power management integrated circuit (PMIC). This design specifically highlights important power and thermal design considerations and techniques for systems designed with AM57x and TPS659037. It includes (...)
TIDEP0074 — IEC61850 GOOSE 포워딩을 위한 패킷 처리 엔진 레퍼런스 디자인
TIDEP0074 레퍼런스 설계는 PRU-ICSS에서 수신된 GOOSE 패킷의 EtherType, MAC 주소 및 AppID(애플리케이션 ID)를 기반으로 AM572x의 M4 코어에 구현된 패킷 스위칭 및 필터링 로직을 보여줍니다. 패킷은 변전소 통신 표준 IEC 61580에 정의된 시간이 중요한 이벤트를 전용 코어에서 처리할 수 있도록 필터링되어 목표 위치로 라우팅됩니다. 또한 이 설계는 AM572x의 ARM Cortex™-A15, Cortex™-M4 및 DSP C66x™ 코어 간의 멀티 코어 통신을 보여주며, Linux는 (...)
TIDEP0076 — DLP® 구조적 조명을 사용한 AM572x 프로세서 기반의 3D 머신 비전 레퍼런스 디자인
TIDEP0078 — AM572x용 OPC UA 데이터 액세스 서버 레퍼런스 디자인
TIDEP0079 — 시간 트리거 전송이 가능한 Sitara AM57x Gb 이더넷 및 PRU-ICSS의 EtherCAT® 레퍼런스 디자인
TIDEP0079 레퍼런스 설계는 acontis의 EC-마스터 스택을 사용하여 Sitara™ AM572x 프로세서에서 실행되는 EtherCAT® 마스터 인터페이스를 보여줍니다. 이 EtherCAT 마스터 솔루션은 EtherCAT 기반 PLC 또는 모션 제어 애플리케이션에 사용할 수 있습니다. EtherCAT 마스터는 AM572x 프로세서의 이더넷 스위치와 PRU-ICSS 이더넷 포트에서 모두 프로파일링되어 설계자가 장치에서 2개의 스위치 포트 또는 4개의 PRU-ICSS 이더넷 포트를 사용할 수 있는 유연성을 제공합니다. (...)
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| NFBGA (ZWS) | 169 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.