제품 상세 정보

Protocols Analog Audio Configuration Crosspoint/exchange Number of channels 2 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 3 Ron (typ) (mΩ) 80 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Supply current (typ) (µA) 40 ESD HBM (typ) (kV) 2 Operating temperature range (°C) -40 to 85 ESD CDM (kV) 0.5 Input/output continuous current (max) (mA) 100 OFF-state leakage current (max) (µA) 0.5 Propagation delay time (µs) 0.01 Ron (max) (mΩ) 110 RON flatness (typ) (Ω) 1 Turnoff time (disable) (max) (ns) 10 Turnon time (enable) (max) (ns) 200 VIH (min) (V) 1.2 VIL (max) (V) 0.4
Protocols Analog Audio Configuration Crosspoint/exchange Number of channels 2 Supply voltage (max) (V) 3.6 Supply voltage (min) (V) 3 Ron (typ) (mΩ) 80 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Supply current (typ) (µA) 40 ESD HBM (typ) (kV) 2 Operating temperature range (°C) -40 to 85 ESD CDM (kV) 0.5 Input/output continuous current (max) (mA) 100 OFF-state leakage current (max) (µA) 0.5 Propagation delay time (µs) 0.01 Ron (max) (mΩ) 110 RON flatness (typ) (Ω) 1 Turnoff time (disable) (max) (ns) 10 Turnon time (enable) (max) (ns) 200 VIH (min) (V) 1.2 VIL (max) (V) 0.4
DSBGA (YZP) 6 2.1875 mm² 1.75 x 1.25
  • Ultra Low RON for GND Switch (80-mΩ typical)
  • RON for MIC Switch <10-Ω
  • 3.0V to 3.6V V+ Operation
  • Control Input is 1.8-V Logic Compatible
  • 6-bump, 0.5mm pitch CSP Package (1.45mm × 0.95mm × 0.5mm)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 500-V Charged-Device Model (C101)
  • ESD Performance (SLEEVE, RING2)
    • ±8-kV Contact Discharge (IEC 61000-4-2)
  • Ultra Low RON for GND Switch (80-mΩ typical)
  • RON for MIC Switch <10-Ω
  • 3.0V to 3.6V V+ Operation
  • Control Input is 1.8-V Logic Compatible
  • 6-bump, 0.5mm pitch CSP Package (1.45mm × 0.95mm × 0.5mm)
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 500-V Charged-Device Model (C101)
  • ESD Performance (SLEEVE, RING2)
    • ±8-kV Contact Discharge (IEC 61000-4-2)

The TS3A26746E is a 2 × 2 cross-point switch that is used to interchange the Ground and MIC connections on a headphone connector. The Ground switch has an ultra low RON of <0.1Ω to minimize voltage drop across it, preventing undesired increases in headphone ground reference voltage. The switch state is controlled via the SEL input. When SEL=High, GND is connected to RING2 and MIC is connected to SLEEVE. When SEL=Low, GND is connected to SLEEVE and MIC is connected to RING2. An internal 100k pull-up resistor on the SEL input sets the default state of the switch.

The TS3A26746E is a 2 × 2 cross-point switch that is used to interchange the Ground and MIC connections on a headphone connector. The Ground switch has an ultra low RON of <0.1Ω to minimize voltage drop across it, preventing undesired increases in headphone ground reference voltage. The switch state is controlled via the SEL input. When SEL=High, GND is connected to RING2 and MIC is connected to SLEEVE. When SEL=Low, GND is connected to SLEEVE and MIC is connected to RING2. An internal 100k pull-up resistor on the SEL input sets the default state of the switch.

다운로드 스크립트와 함께 비디오 보기 동영상

기술 문서

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하십시오.
모두 보기4
유형 직함 날짜
* Data sheet 2 X 2 CROSSPOINT SWITCH FOR AUDIO APPLICATIONS datasheet (Rev. C) 2013/05/23
Technical article USB Type-C audio: Do I need to buy a new pair of headphones? PDF | HTML 2016/07/07
Application note Preventing Excess Power Consumption on Analog Switches 2008/07/03
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004/07/08

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

인터페이스 어댑터

LEADLESS-ADAPTER1 — TI의 6, 8, 10, 12, 14, 16 및 20핀 리드 없는 패키지의 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장

The EVM-LEADLESS1 board allows for quick testing and bread boarding of TI's common leadless packages.  The board has footprints to convert TI's DRC, DTP, DQE, RBW, RGY, RSE, RSV, RSW RTE, RTJ, RUK , RUC, RUG, RUM,RUT and YZP surface mount packages to 100mil DIP headers.
사용 설명서: PDF
TI.com에서 구매할 수 없습니다
시뮬레이션 모델

TS3A26746E HSpice Model

SCDM143.ZIP (587 KB) - HSpice Model
패키지 다운로드
DSBGA (YZP) 6 옵션 보기

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상