產品詳細資料

Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 200 Features Bypass Mode, Decimating Filter, Differential Inputs, Dual Channel, High Dynamic Range, High Performance, Internal Reference, LVDS interface, Low Power, Low latency Rating Space Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83.8 ENOB (Bits) 13.7 SFDR (dB) 89 Operating temperature range (°C) -55 to 105 Input buffer No Radiation, TID (typ) (krad) 30 Radiation, SEL (MeV·cm2/mg) 43
Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 200 Features Bypass Mode, Decimating Filter, Differential Inputs, Dual Channel, High Dynamic Range, High Performance, Internal Reference, LVDS interface, Low Power, Low latency Rating Space Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83.8 ENOB (Bits) 13.7 SFDR (dB) 89 Operating temperature range (°C) -55 to 105 Input buffer No Radiation, TID (typ) (krad) 30 Radiation, SEL (MeV·cm2/mg) 43
WQFN (RSB) 40 25 mm² 5 x 5
  • Radiation tolerant (-SEP only):
    • Single-event latch-up (SEL) immune up to LET = 43 MeV-cm2/mg
    • Single-event functional interrupt (SEFI) characterized up to LET = 43 MeV-cm2/mg
    • Total ionizing dose (TID): 30 krad(Si)
  • Enhanced product (-EP and -SEP):
    • Meets ASTM E595 outgassing specification
    • Vendor item drawing (VID)
    • Temperature range: –55°C to 105°C
    • One fabrication, assembly, and test site
    • Gold bond wire, NiPdAu lead finish
    • Wafer lot traceability
    • Extended product life cycle
  • Dual channel, 65 MSPS ADC
  • 18-bit resolution (no missing codes)
  • Noise floor: -160 dBFS/Hz
  • Low power 94 mW/ch (at 65MSPS)
  • Latency: 1-2 clock cycles
  • INL: ±7, DNL: ±0.7 LSB (typical)
  • Reference options: external or internal
  • On-chip DSP (optional/bypassable)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-QFN (5x5 mm) package
  • Spectral performance (fIN = 5MHz):
    • SNR: 83.8dBFS
    • SFDR: 89dBc HD2, HD3
    • SFDR: 101dBFS Worst spur
  • Radiation tolerant (-SEP only):
    • Single-event latch-up (SEL) immune up to LET = 43 MeV-cm2/mg
    • Single-event functional interrupt (SEFI) characterized up to LET = 43 MeV-cm2/mg
    • Total ionizing dose (TID): 30 krad(Si)
  • Enhanced product (-EP and -SEP):
    • Meets ASTM E595 outgassing specification
    • Vendor item drawing (VID)
    • Temperature range: –55°C to 105°C
    • One fabrication, assembly, and test site
    • Gold bond wire, NiPdAu lead finish
    • Wafer lot traceability
    • Extended product life cycle
  • Dual channel, 65 MSPS ADC
  • 18-bit resolution (no missing codes)
  • Noise floor: -160 dBFS/Hz
  • Low power 94 mW/ch (at 65MSPS)
  • Latency: 1-2 clock cycles
  • INL: ±7, DNL: ±0.7 LSB (typical)
  • Reference options: external or internal
  • On-chip DSP (optional/bypassable)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-QFN (5x5 mm) package
  • Spectral performance (fIN = 5MHz):
    • SNR: 83.8dBFS
    • SFDR: 89dBc HD2, HD3
    • SFDR: 101dBFS Worst spur

The ADC3683-xEP uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is available in a 40-pin QFN package (5 mm x 5 mm) and supports the extended temperature range from -55 to +105⁰C

The ADC3683-xEP uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is available in a 40-pin QFN package (5 mm x 5 mm) and supports the extended temperature range from -55 to +105⁰C

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
類型 標題 日期
* Data sheet ADC3683-SEP ADC3683-EP 18-bit 65MSPS Low Noise Low Power Dual Channel ADC datasheet PDF | HTML 2025年 2月 11日
* Radiation & reliability report ADC3683-SEP Reliability Report PDF | HTML 2025年 4月 11日
* Radiation & reliability report ADC3683-SEP Total Ionizing Dose (TID) Radiation Report 2025年 2月 7日
* Radiation & reliability report ADC3683-SEP Production Flow and Reliability Report PDF | HTML 2025年 2月 3日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC3683EVM — ADC3683 雙通道、18 位元、65MSPS、低雜訊、超低功耗 ADC 評估模組

ADC3683 評估模組 (EVM) 專為評估 ADC3683 系列高速類比轉數位轉換器 (ADC) 所設計。本 EVM 搭載 ADC3683,這是一款 18 位元、雙通道 65MSPS ADC,配備序列 LVDS 介面,可用於評估該 18 位元系列中所有支援的取樣率及單通道或雙通道裝置。
使用指南: PDF | HTML
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RSB) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片